<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: Question about S32K3X4EVB-Q172 in S32K</title>
    <link>https://community.nxp.com/t5/S32K/Question-about-S32K3X4EVB-Q172/m-p/1828204#M32973</link>
    <description>&lt;P&gt;&lt;SPAN&gt;Hello Sidar,&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;Please double check you SPI mode and timing. The FS26 uses SPI mode 1&amp;nbsp;(CPOL=0 and CPHA=1).&amp;nbsp;Are you able to read correctly the M_DEVICEID register 0x00?&lt;/P&gt;
&lt;P&gt;BR, Tomas&lt;/P&gt;</description>
    <pubDate>Thu, 14 Mar 2024 08:10:13 GMT</pubDate>
    <dc:creator>TomasVaverka</dc:creator>
    <dc:date>2024-03-14T08:10:13Z</dc:date>
    <item>
      <title>Question about S32K3X4EVB-Q172</title>
      <link>https://community.nxp.com/t5/S32K/Question-about-S32K3X4EVB-Q172/m-p/1824139#M32701</link>
      <description>&lt;P&gt;Dear Mr. and Mrs.,&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;&amp;nbsp;I resolder S32 microcontroller on S32K3X4EVB-Q172. After that I connected STM32 microcontroller's SPI and Reset to&amp;nbsp;PFS26ZZXMA0D.&amp;nbsp;PFS26ZZXMA0D is working as debug mode. For SPI connection, I changed voltage from 5 to 3.3 by changing location of J18 header. I can measure 1.5 volt for Vcore, 3.3 and 5 volt from Regultor output of&amp;nbsp;PFS26ZZXMA0D. After that I send SPI message to pass Initiliaze mode. But when I send first 32 bit message for&amp;nbsp;Reading&amp;nbsp; LFSR value in FS_WD_TOKEN register during initiliaze. My data byte is equal to 0. After that when I want to read&amp;nbsp;FS_STATES register.&amp;nbsp;FS_STATES[3:0] is equal to 0000. For using&amp;nbsp;PFS26ZZXMA0D with STM32 I only connect SPI, Ground and reset pin. CRC calculation and CRC response are correct during SPI communication. Vdebug voltage is under 6 V. Do you have any advice for correct working for it.&amp;nbsp;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;Regards,&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;Sidar.&amp;nbsp;&lt;/SPAN&gt;&lt;/P&gt;</description>
      <pubDate>Fri, 08 Mar 2024 12:24:24 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/Question-about-S32K3X4EVB-Q172/m-p/1824139#M32701</guid>
      <dc:creator>20Sidar04</dc:creator>
      <dc:date>2024-03-08T12:24:24Z</dc:date>
    </item>
    <item>
      <title>Re: Question about S32K3X4EVB-Q172</title>
      <link>https://community.nxp.com/t5/S32K/Question-about-S32K3X4EVB-Q172/m-p/1824984#M32767</link>
      <description>&lt;P&gt;Hello Sidar,&lt;/P&gt;
&lt;P&gt;Did you manage to read the FS_WD_TOKEN register before desoldering the S32K3 MCU?&lt;/P&gt;
&lt;P&gt;Do you have a logic analyzer to double check if your SPI read command is correct?&lt;/P&gt;
&lt;P&gt;BR, Tomas&lt;/P&gt;</description>
      <pubDate>Mon, 11 Mar 2024 09:22:48 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/Question-about-S32K3X4EVB-Q172/m-p/1824984#M32767</guid>
      <dc:creator>TomasVaverka</dc:creator>
      <dc:date>2024-03-11T09:22:48Z</dc:date>
    </item>
    <item>
      <title>Re: Question about S32K3X4EVB-Q172</title>
      <link>https://community.nxp.com/t5/S32K/Question-about-S32K3X4EVB-Q172/m-p/1825033#M32770</link>
      <description>&lt;P&gt;Dear Tomas,&lt;/P&gt;&lt;P&gt;Thanks for response. Previous software developers complained about getting hotter of S32K3 MCU on board. Due to this reason, they desoldered MCU. I didn't have an opportunity to test FS26 with S32K3 on development board. Following pictures shows communication between STM32 and FS26. I have another question that reserved bit could be 1 during reading register?&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="20Sidar04_0-1710160671279.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/267580iDD5D61257DFB68B3/image-size/medium?v=v2&amp;amp;px=400" role="button" title="20Sidar04_0-1710160671279.png" alt="20Sidar04_0-1710160671279.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="20Sidar04_1-1710160688172.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/267581i140693EF92054EDC/image-size/medium?v=v2&amp;amp;px=400" role="button" title="20Sidar04_1-1710160688172.png" alt="20Sidar04_1-1710160688172.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Regards.&lt;/P&gt;&lt;P&gt;Sidar.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Mon, 11 Mar 2024 12:41:00 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/Question-about-S32K3X4EVB-Q172/m-p/1825033#M32770</guid>
      <dc:creator>20Sidar04</dc:creator>
      <dc:date>2024-03-11T12:41:00Z</dc:date>
    </item>
    <item>
      <title>Re: Question about S32K3X4EVB-Q172</title>
      <link>https://community.nxp.com/t5/S32K/Question-about-S32K3X4EVB-Q172/m-p/1828204#M32973</link>
      <description>&lt;P&gt;&lt;SPAN&gt;Hello Sidar,&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;Please double check you SPI mode and timing. The FS26 uses SPI mode 1&amp;nbsp;(CPOL=0 and CPHA=1).&amp;nbsp;Are you able to read correctly the M_DEVICEID register 0x00?&lt;/P&gt;
&lt;P&gt;BR, Tomas&lt;/P&gt;</description>
      <pubDate>Thu, 14 Mar 2024 08:10:13 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/Question-about-S32K3X4EVB-Q172/m-p/1828204#M32973</guid>
      <dc:creator>TomasVaverka</dc:creator>
      <dc:date>2024-03-14T08:10:13Z</dc:date>
    </item>
    <item>
      <title>Re: Question about S32K3X4EVB-Q172</title>
      <link>https://community.nxp.com/t5/S32K/Question-about-S32K3X4EVB-Q172/m-p/1831804#M33228</link>
      <description>&lt;P&gt;Hi Tomas,&lt;/P&gt;&lt;P&gt;After&amp;nbsp;&lt;SPAN&gt;SPI mode 1&amp;nbsp;(CPOL=0 and CPHA=1) configuration, it works. Thanks for precious advice.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;Sidar.&lt;/P&gt;</description>
      <pubDate>Wed, 20 Mar 2024 08:27:19 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/Question-about-S32K3X4EVB-Q172/m-p/1831804#M33228</guid>
      <dc:creator>20Sidar04</dc:creator>
      <dc:date>2024-03-20T08:27:19Z</dc:date>
    </item>
  </channel>
</rss>

