<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>S32K中的主题 Re: SPI Clock Issue with S32K344 on Zephyr RTOS</title>
    <link>https://community.nxp.com/t5/S32K/SPI-Clock-Issue-with-S32K344-on-Zephyr-RTOS/m-p/1816657#M32171</link>
    <description>&lt;P&gt;Hi,&lt;/P&gt;
&lt;P&gt;not sure of the config you have, so try to check CCR, CCR1 and TCR registers, eventually adjust parameters in it. See more in chapter 70.3.1.3 Timing parameters of the device RM.&lt;/P&gt;
&lt;P&gt;BR, Petr&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
    <pubDate>Tue, 27 Feb 2024 15:13:58 GMT</pubDate>
    <dc:creator>PetrS</dc:creator>
    <dc:date>2024-02-27T15:13:58Z</dc:date>
    <item>
      <title>SPI Clock Issue with S32K344 on Zephyr RTOS</title>
      <link>https://community.nxp.com/t5/S32K/SPI-Clock-Issue-with-S32K344-on-Zephyr-RTOS/m-p/1814686#M32049</link>
      <description>&lt;P&gt;Hello,&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;We're having an issue with our MR_CANHUBK344 evaluation board running Zephyr OS. The SPI clock pulses are cut off after the end of each 8-bit word. We aren't sure why this is happening or what we might need to change to fix it.&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="SDS00001.png" style="width: 800px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/264788i367CDF7709F36CFC/image-size/large?v=v2&amp;amp;px=999" role="button" title="SDS00001.png" alt="SDS00001.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;Any guidance is appreciated.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Thanks!&lt;/P&gt;</description>
      <pubDate>Fri, 23 Feb 2024 14:17:53 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/SPI-Clock-Issue-with-S32K344-on-Zephyr-RTOS/m-p/1814686#M32049</guid>
      <dc:creator>achuster</dc:creator>
      <dc:date>2024-02-23T14:17:53Z</dc:date>
    </item>
    <item>
      <title>Re: SPI Clock Issue with S32K344 on Zephyr RTOS</title>
      <link>https://community.nxp.com/t5/S32K/SPI-Clock-Issue-with-S32K344-on-Zephyr-RTOS/m-p/1816657#M32171</link>
      <description>&lt;P&gt;Hi,&lt;/P&gt;
&lt;P&gt;not sure of the config you have, so try to check CCR, CCR1 and TCR registers, eventually adjust parameters in it. See more in chapter 70.3.1.3 Timing parameters of the device RM.&lt;/P&gt;
&lt;P&gt;BR, Petr&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Tue, 27 Feb 2024 15:13:58 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/SPI-Clock-Issue-with-S32K344-on-Zephyr-RTOS/m-p/1816657#M32171</guid>
      <dc:creator>PetrS</dc:creator>
      <dc:date>2024-02-27T15:13:58Z</dc:date>
    </item>
  </channel>
</rss>

