<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>S32KのトピックRe: S32K324 DMA initialzation and use</title>
    <link>https://community.nxp.com/t5/S32K/S32K324-DMA-initialzation-and-use/m-p/1783235#M30248</link>
    <description>&lt;P&gt;Hi &lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/221721"&gt;@DY_Liu&lt;/a&gt;,&lt;/P&gt;
&lt;P&gt;Could you give us more details about the error? What is the problem if the delay is not set? This is so we can reproduce the example to see if the behavior persists.&lt;/P&gt;
&lt;P&gt;Best regards,&lt;BR /&gt;Julián.&lt;/P&gt;</description>
    <pubDate>Thu, 04 Jan 2024 22:24:55 GMT</pubDate>
    <dc:creator>Julián_AragónM</dc:creator>
    <dc:date>2024-01-04T22:24:55Z</dc:date>
    <item>
      <title>S32K324 DMA initialzation and use</title>
      <link>https://community.nxp.com/t5/S32K/S32K324-DMA-initialzation-and-use/m-p/1781608#M30111</link>
      <description>&lt;P&gt;Hi team.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;How should I use DMA?&lt;/P&gt;&lt;P&gt;The DMA I configured was debugged normally, but the full speed operation was abnormal.&lt;/P&gt;&lt;P&gt;basic register to configurate.&lt;/P&gt;&lt;P&gt;For example:&lt;/P&gt;&lt;P&gt;1) initialze uart&lt;/P&gt;&lt;P&gt;2) enable uart dma request (key point)&lt;/P&gt;&lt;P&gt;3) config DMAMUX&lt;/P&gt;&lt;P&gt;4) config DMA&lt;/P&gt;&lt;P&gt;5) enable DMA (key point)&lt;/P&gt;&lt;P&gt;......&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Thanks&lt;/P&gt;</description>
      <pubDate>Tue, 02 Jan 2024 09:23:20 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/S32K324-DMA-initialzation-and-use/m-p/1781608#M30111</guid>
      <dc:creator>DY_Liu</dc:creator>
      <dc:date>2024-01-02T09:23:20Z</dc:date>
    </item>
    <item>
      <title>Re: S32K324 DMA initialzation and use</title>
      <link>https://community.nxp.com/t5/S32K/S32K324-DMA-initialzation-and-use/m-p/1781821#M30128</link>
      <description>&lt;P&gt;Hi&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/221721"&gt;@DY_Liu&lt;/a&gt;&lt;/P&gt;
&lt;P&gt;Chapter&amp;nbsp;14.4 of the &lt;A href="https://www.nxp.com/webapp/Download?colCode=S32K3XXRM" target="_self"&gt;S32K3xx MCU Family - Reference Manual&lt;/A&gt;&amp;nbsp;provides instructions for initializing the DMA channel MUX.&lt;/P&gt;
&lt;P&gt;You can also take a look into this DMA with UART example with the S32K344 in this community post:&lt;/P&gt;
&lt;UL&gt;
&lt;LI&gt;&lt;A href="https://community.nxp.com/t5/S32K/S32K344-UART-DMA-example/m-p/1583510" target="_blank"&gt;Solved: S32K344 UART DMA example - NXP Community&lt;/A&gt;&lt;/LI&gt;
&lt;/UL&gt;
&lt;P&gt;I hope you find this helpful!&lt;/P&gt;
&lt;P&gt;Best regards,&lt;BR /&gt;Julián.&lt;/P&gt;</description>
      <pubDate>Tue, 02 Jan 2024 20:15:37 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/S32K324-DMA-initialzation-and-use/m-p/1781821#M30128</guid>
      <dc:creator>Julián_AragónM</dc:creator>
      <dc:date>2024-01-02T20:15:37Z</dc:date>
    </item>
    <item>
      <title>Re: S32K324 DMA initialzation and use</title>
      <link>https://community.nxp.com/t5/S32K/S32K324-DMA-initialzation-and-use/m-p/1782014#M30137</link>
      <description>&lt;P&gt;Hi.@&lt;SPAN&gt;Julián_AragónM&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;Thank you for you help.&lt;/P&gt;&lt;P&gt;But I have a problem,&amp;nbsp;The first call must have a breakpoint, otherwise it will fail.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Type 1:&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="DY_Liu_0-1704258544821.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/256455i18472559A0B538DE/image-size/medium?v=v2&amp;amp;px=400" role="button" title="DY_Liu_0-1704258544821.png" alt="DY_Liu_0-1704258544821.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="DY_Liu_1-1704258561587.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/256456i5400FABEE636FB34/image-size/medium?v=v2&amp;amp;px=400" role="button" title="DY_Liu_1-1704258561587.png" alt="DY_Liu_1-1704258561587.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Type 2:&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="DY_Liu_2-1704258734546.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/256457i836B1D33C6F5DF7A/image-size/medium?v=v2&amp;amp;px=400" role="button" title="DY_Liu_2-1704258734546.png" alt="DY_Liu_2-1704258734546.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="DY_Liu_3-1704258752437.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/256458iA96CB19F16B8A58D/image-size/medium?v=v2&amp;amp;px=400" role="button" title="DY_Liu_3-1704258752437.png" alt="DY_Liu_3-1704258752437.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="DY_Liu_4-1704258769765.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/256459iDB5288D0E764CF79/image-size/medium?v=v2&amp;amp;px=400" role="button" title="DY_Liu_4-1704258769765.png" alt="DY_Liu_4-1704258769765.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;api:&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="DY_Liu_5-1704258799988.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/256460i2815245D6B7563D7/image-size/medium?v=v2&amp;amp;px=400" role="button" title="DY_Liu_5-1704258799988.png" alt="DY_Liu_5-1704258799988.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="DY_Liu_6-1704258829002.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/256461iF458DD0E3CDB9609/image-size/medium?v=v2&amp;amp;px=400" role="button" title="DY_Liu_6-1704258829002.png" alt="DY_Liu_6-1704258829002.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="DY_Liu_7-1704258843676.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/256462iE9B5A4B0B8CF8AA1/image-size/medium?v=v2&amp;amp;px=400" role="button" title="DY_Liu_7-1704258843676.png" alt="DY_Liu_7-1704258843676.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Wed, 03 Jan 2024 05:15:47 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/S32K324-DMA-initialzation-and-use/m-p/1782014#M30137</guid>
      <dc:creator>DY_Liu</dc:creator>
      <dc:date>2024-01-03T05:15:47Z</dc:date>
    </item>
    <item>
      <title>Re: S32K324 DMA initialzation and use</title>
      <link>https://community.nxp.com/t5/S32K/S32K324-DMA-initialzation-and-use/m-p/1783235#M30248</link>
      <description>&lt;P&gt;Hi &lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/221721"&gt;@DY_Liu&lt;/a&gt;,&lt;/P&gt;
&lt;P&gt;Could you give us more details about the error? What is the problem if the delay is not set? This is so we can reproduce the example to see if the behavior persists.&lt;/P&gt;
&lt;P&gt;Best regards,&lt;BR /&gt;Julián.&lt;/P&gt;</description>
      <pubDate>Thu, 04 Jan 2024 22:24:55 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/S32K324-DMA-initialzation-and-use/m-p/1783235#M30248</guid>
      <dc:creator>Julián_AragónM</dc:creator>
      <dc:date>2024-01-04T22:24:55Z</dc:date>
    </item>
    <item>
      <title>Re: S32K324 DMA initialzation and use</title>
      <link>https://community.nxp.com/t5/S32K/S32K324-DMA-initialzation-and-use/m-p/1783310#M30253</link>
      <description>Hi. Julián_AragónM&lt;BR /&gt;I found the reason, Cache must be invalidated.&lt;BR /&gt;&lt;BR /&gt;thanks!</description>
      <pubDate>Fri, 05 Jan 2024 02:35:54 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/S32K324-DMA-initialzation-and-use/m-p/1783310#M30253</guid>
      <dc:creator>DY_Liu</dc:creator>
      <dc:date>2024-01-05T02:35:54Z</dc:date>
    </item>
  </channel>
</rss>

