AIPS_ PLAT_ CLK and AIPS_ SLOW_ CLK

shiqi_seventeen — Fri, 15 Dec 2023 06:00:26 GMT

Hello Team

I am using S32K312,there are some questions abou CLOCK.

I have a few questions :

1. AIPS_ PLAT_ CLK and AIPS_ SLOW_ CLK ,What does mean about them?

2. AIPS_ PLAT_ CLK and AIPS_ SLOW_ CLK ,What is the difference or connection between them?

3. AIPS_ PLAT_ CLK and AIPS_ SLOW_ CLK, What peripherals are CLK used on, or how should I choose them as the clock source for peripherals?

Thanks

Re: AIPS_ PLAT_ CLK and AIPS_ SLOW_ CLK

Robin_Shen — Fri, 15 Dec 2023 08:12:14 GMT

Please download S32K3xx MCU Family - Reference Manual and read the 24.6 Peripheral clocking and 24.3.8 S32K312 clock system diagram.

AIPS_PLAT_CLK (medium-speed peripheral clock) (MC_CGM.MUX_0_DC_1[DIV])
AIPS_SLOW_CLK (slow-speed peripheral clock) (MC_CGM.MUX_0_DC_2[DIV])

If you are using S32DS, S32 Configuration Tool may help you understand it better.

Best Regards,
Robin
-------------------------------------------------------------------------------
Note:
- If this post answers your question, please click the "Mark Correct" button. Thank you!

- We are following threads for 7 weeks after the last post, later replies are ignored
Please open a new thread and refer to the closed one, if you have a related question at a later point in time.
-------------------------------------------------------------------------------

S32K中的主题 AIPS_ PLAT_ CLK and AIPS_ SLOW_ CLK

AIPS_ PLAT_ CLK and AIPS_ SLOW_ CLK

Re: AIPS_ PLAT_ CLK and AIPS_ SLOW_ CLK