<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>S32KのトピックS32K118 chip pflash erase, verify, write</title>
    <link>https://community.nxp.com/t5/S32K/S32K118-chip-pflash-erase-verify-write/m-p/1768841#M29302</link>
    <description>&lt;DIV&gt;&lt;DIV class=""&gt;&lt;DIV&gt;&lt;DIV&gt;&lt;DIV class=""&gt;&lt;DIV class=""&gt;&lt;DIV class=""&gt;&lt;DIV class=""&gt;&lt;DIV class=""&gt;&lt;DIV class=""&gt;&lt;DIV class=""&gt;&lt;DIV&gt;&lt;SPAN&gt;Hi ：&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;I'm using the S32K118 chip, developing a bootloader, but I'm experiencing a hardware failure interrupt while erasing the pflash, please check if my code is wrong. Thank you&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;Best Regards&lt;/DIV&gt;&lt;DIV&gt;Asa&lt;/DIV&gt;&lt;/DIV&gt;&lt;/DIV&gt;&lt;/DIV&gt;&lt;/DIV&gt;&lt;/DIV&gt;&lt;/DIV&gt;&lt;/DIV&gt;&lt;/DIV&gt;&lt;/DIV&gt;&lt;/DIV&gt;&lt;/DIV&gt;</description>
    <pubDate>Tue, 05 Dec 2023 07:54:46 GMT</pubDate>
    <dc:creator>AsaZJP</dc:creator>
    <dc:date>2023-12-05T07:54:46Z</dc:date>
    <item>
      <title>S32K118 chip pflash erase, verify, write</title>
      <link>https://community.nxp.com/t5/S32K/S32K118-chip-pflash-erase-verify-write/m-p/1768841#M29302</link>
      <description>&lt;DIV&gt;&lt;DIV class=""&gt;&lt;DIV&gt;&lt;DIV&gt;&lt;DIV class=""&gt;&lt;DIV class=""&gt;&lt;DIV class=""&gt;&lt;DIV class=""&gt;&lt;DIV class=""&gt;&lt;DIV class=""&gt;&lt;DIV class=""&gt;&lt;DIV&gt;&lt;SPAN&gt;Hi ：&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;I'm using the S32K118 chip, developing a bootloader, but I'm experiencing a hardware failure interrupt while erasing the pflash, please check if my code is wrong. Thank you&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;Best Regards&lt;/DIV&gt;&lt;DIV&gt;Asa&lt;/DIV&gt;&lt;/DIV&gt;&lt;/DIV&gt;&lt;/DIV&gt;&lt;/DIV&gt;&lt;/DIV&gt;&lt;/DIV&gt;&lt;/DIV&gt;&lt;/DIV&gt;&lt;/DIV&gt;&lt;/DIV&gt;&lt;/DIV&gt;</description>
      <pubDate>Tue, 05 Dec 2023 07:54:46 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/S32K118-chip-pflash-erase-verify-write/m-p/1768841#M29302</guid>
      <dc:creator>AsaZJP</dc:creator>
      <dc:date>2023-12-05T07:54:46Z</dc:date>
    </item>
    <item>
      <title>Re: S32K118 chip pflash erase, verify, write</title>
      <link>https://community.nxp.com/t5/S32K/S32K118-chip-pflash-erase-verify-write/m-p/1769676#M29362</link>
      <description>&lt;P&gt;&lt;A href="mailto:Hi@AsaZJP" target="_blank"&gt;Hi@AsaZJP&lt;/A&gt;&lt;/P&gt;
&lt;P&gt;It's too much work for us to help you check the bare-metal code one by one.&lt;/P&gt;
&lt;P&gt;1.you can provide me your demo code so i can help you troubleshooting.&lt;/P&gt;
&lt;P&gt;2.you can refer to this post, have you maped the flash operations to sram?&lt;/P&gt;
&lt;P&gt;&lt;A href="https://community.nxp.com/t5/S32K-Knowledge-Base/Example-S32K144-Flash-RW-simple/ta-p/1110000" target="_blank"&gt;https://community.nxp.com/t5/S32K-Knowledge-Base/Example-S32K144-Flash-RW-simple/ta-p/1110000&lt;/A&gt;&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Wed, 06 Dec 2023 09:34:49 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/S32K118-chip-pflash-erase-verify-write/m-p/1769676#M29362</guid>
      <dc:creator>Senlent</dc:creator>
      <dc:date>2023-12-06T09:34:49Z</dc:date>
    </item>
  </channel>
</rss>

