<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic falsh erase in S32K</title>
    <link>https://community.nxp.com/t5/S32K/falsh-erase/m-p/1767073#M29223</link>
    <description>&lt;P&gt;Hello,&lt;BR /&gt;Recently I was working on a project using the S32K344 chip, and while using flash I found a problem that the area between 0x0040 0000 and 0x0050 0000 could not be erased. However, erasing after 0x0050 0000 is no problem.&lt;/P&gt;</description>
    <pubDate>Fri, 01 Dec 2023 07:52:01 GMT</pubDate>
    <dc:creator>Jackson_Ping</dc:creator>
    <dc:date>2023-12-01T07:52:01Z</dc:date>
    <item>
      <title>falsh erase</title>
      <link>https://community.nxp.com/t5/S32K/falsh-erase/m-p/1767073#M29223</link>
      <description>&lt;P&gt;Hello,&lt;BR /&gt;Recently I was working on a project using the S32K344 chip, and while using flash I found a problem that the area between 0x0040 0000 and 0x0050 0000 could not be erased. However, erasing after 0x0050 0000 is no problem.&lt;/P&gt;</description>
      <pubDate>Fri, 01 Dec 2023 07:52:01 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/falsh-erase/m-p/1767073#M29223</guid>
      <dc:creator>Jackson_Ping</dc:creator>
      <dc:date>2023-12-01T07:52:01Z</dc:date>
    </item>
    <item>
      <title>Re: falsh erase</title>
      <link>https://community.nxp.com/t5/S32K/falsh-erase/m-p/1767317#M29242</link>
      <description>&lt;P&gt;Hi &lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/225504"&gt;@Jackson_Ping&lt;/a&gt;,&lt;/P&gt;
&lt;P&gt;The memory in the range of 0x400000 - 0x500000 is Block 0.&lt;/P&gt;
&lt;P&gt;S32K3xx_Memory_Map.xlsx&lt;/P&gt;
&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="danielmartynek_0-1701437173913.png" style="width: 653px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/252532iE8E6554A7529DA67/image-dimensions/653x301?v=v2" width="653" height="301" role="button" title="danielmartynek_0-1701437173913.png" alt="danielmartynek_0-1701437173913.png" /&gt;&lt;/span&gt;&lt;/P&gt;
&lt;P&gt;While the flash controller is performing a flash operation at Block 0, the cores and other masters must not access the block.&lt;/P&gt;
&lt;P&gt;Refer to AN13388 S32K3 Memories Guide&lt;/P&gt;
&lt;P&gt;Here is a discussion on how to place the C40_Ip driver into SRAM:&lt;/P&gt;
&lt;P&gt;&lt;A href="https://community.nxp.com/t5/S32K/S32K344-C40-IP-Hardware-Fault-Problem/m-p/1697432" target="_blank"&gt;https://community.nxp.com/t5/S32K/S32K344-C40-IP-Hardware-Fault-Problem/m-p/1697432&lt;/A&gt;&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Regadrs,&lt;/P&gt;
&lt;P&gt;Daniel&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Fri, 01 Dec 2023 13:34:36 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/falsh-erase/m-p/1767317#M29242</guid>
      <dc:creator>danielmartynek</dc:creator>
      <dc:date>2023-12-01T13:34:36Z</dc:date>
    </item>
    <item>
      <title>Re: falsh erase</title>
      <link>https://community.nxp.com/t5/S32K/falsh-erase/m-p/1768662#M29300</link>
      <description>&lt;P&gt;Hi,@danielmartynek&lt;/P&gt;&lt;P&gt;&lt;SPAN class=""&gt;I have understood.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN class=""&gt;Thank you very much for your answer!&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;SPAN class=""&gt;Best Regards,&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN class=""&gt;&amp;nbsp;Jackson&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Tue, 05 Dec 2023 02:47:45 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/falsh-erase/m-p/1768662#M29300</guid>
      <dc:creator>Jackson_Ping</dc:creator>
      <dc:date>2023-12-05T02:47:45Z</dc:date>
    </item>
  </channel>
</rss>

