<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic S32k324 ADC Interupt in S32K</title>
    <link>https://community.nxp.com/t5/S32K/S32k324-ADC-Interupt/m-p/1723107#M27090</link>
    <description>&lt;P&gt;How to configure Interrupt for all pins in ADC0 instance&lt;/P&gt;&lt;P&gt;Configuring&amp;nbsp;CIMR0 and&amp;nbsp;CIMR1 will enable interrupt for ADC0?&lt;/P&gt;</description>
    <pubDate>Thu, 14 Sep 2023 11:48:44 GMT</pubDate>
    <dc:creator>HBH</dc:creator>
    <dc:date>2023-09-14T11:48:44Z</dc:date>
    <item>
      <title>S32k324 ADC Interupt</title>
      <link>https://community.nxp.com/t5/S32K/S32k324-ADC-Interupt/m-p/1723107#M27090</link>
      <description>&lt;P&gt;How to configure Interrupt for all pins in ADC0 instance&lt;/P&gt;&lt;P&gt;Configuring&amp;nbsp;CIMR0 and&amp;nbsp;CIMR1 will enable interrupt for ADC0?&lt;/P&gt;</description>
      <pubDate>Thu, 14 Sep 2023 11:48:44 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/S32k324-ADC-Interupt/m-p/1723107#M27090</guid>
      <dc:creator>HBH</dc:creator>
      <dc:date>2023-09-14T11:48:44Z</dc:date>
    </item>
    <item>
      <title>Re: S32k324 ADC Interupt</title>
      <link>https://community.nxp.com/t5/S32K/S32k324-ADC-Interupt/m-p/1723649#M27110</link>
      <description>&lt;P&gt;&lt;A href="mailto:Hi@HBH" target="_blank"&gt;Hi@HBH&lt;/A&gt;&lt;/P&gt;
&lt;P&gt;ADC channels are divided into 3 groups - Precision, Standard and External&lt;/P&gt;
&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="Senlent_0-1694758752137.png" style="width: 727px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/241158iC787C4089E3B4FE6/image-dimensions/727x215?v=v2" width="727" height="215" role="button" title="Senlent_0-1694758752137.png" alt="Senlent_0-1694758752137.png" /&gt;&lt;span class="lia-inline-image-caption" onclick="event.preventDefault();"&gt;Senlent_0-1694758752137.png&lt;/span&gt;&lt;/span&gt;&lt;/P&gt;
&lt;P&gt;CIMR0,CIMR1 &amp;amp; CIMR2&lt;/P&gt;</description>
      <pubDate>Fri, 15 Sep 2023 06:24:04 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/S32k324-ADC-Interupt/m-p/1723649#M27110</guid>
      <dc:creator>Senlent</dc:creator>
      <dc:date>2023-09-15T06:24:04Z</dc:date>
    </item>
    <item>
      <title>Re: S32k324 ADC Interupt</title>
      <link>https://community.nxp.com/t5/S32K/S32k324-ADC-Interupt/m-p/1723915#M27124</link>
      <description>&lt;P&gt;Can we enable Interrupt for all ADC0 pins with CIMR0 and CIMR1 at once, if only precision and standard are used?&lt;/P&gt;</description>
      <pubDate>Fri, 15 Sep 2023 11:51:06 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/S32k324-ADC-Interupt/m-p/1723915#M27124</guid>
      <dc:creator>HBH</dc:creator>
      <dc:date>2023-09-15T11:51:06Z</dc:date>
    </item>
    <item>
      <title>Re: S32k324 ADC Interupt</title>
      <link>https://community.nxp.com/t5/S32K/S32k324-ADC-Interupt/m-p/1724305#M27140</link>
      <description>&lt;P&gt;&lt;A href="mailto:Hi@HBH" target="_blank"&gt;Hi@HBH&lt;/A&gt;&lt;/P&gt;
&lt;P&gt;For CIMR0 &amp;amp; 1 register.&lt;/P&gt;
&lt;P&gt;Specifies whether a completed conversion of a precision input flags an EOC interrupt.&lt;/P&gt;
&lt;P&gt;Specifies whether a completed conversion of an external input flags an EOC interrupt.&lt;/P&gt;
&lt;P&gt;For example: &lt;STRONG&gt;&lt;U&gt;normal conversion mode.&lt;/U&gt;&lt;/STRONG&gt;&lt;/P&gt;
&lt;P&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; At the end of each conversion, the result is stored in corresponding register(PCDRn/ICDRn/ECDRn),&lt;/P&gt;
&lt;P&gt;the EOC flag is set and End of Conversion(EOC) interrupt is issued(if enabled in MSKEOC).&lt;/P&gt;
&lt;P&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;After the last conversion in the chain is complete, the ECH flag is set and End of Chain(ECH) interrupt is&amp;nbsp;issued(if enabled in MSKECH).&lt;/P&gt;
&lt;P&gt;So answer is yes, but you may need enable MSKEOC or MSKECH too for normal conversion mode.&lt;/P&gt;</description>
      <pubDate>Mon, 18 Sep 2023 02:09:35 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/S32k324-ADC-Interupt/m-p/1724305#M27140</guid>
      <dc:creator>Senlent</dc:creator>
      <dc:date>2023-09-18T02:09:35Z</dc:date>
    </item>
  </channel>
</rss>

