<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>S32KのトピックWDOG ISR</title>
    <link>https://community.nxp.com/t5/S32K/WDOG-ISR/m-p/1718938#M26888</link>
    <description>&lt;P&gt;HI,&lt;/P&gt;&lt;P&gt;I have initialized WDOG with 500ms and Before WDOG&amp;nbsp; going to RESET,&amp;nbsp; we have only 128 clock cycles in WDOG ISR,&amp;nbsp; Can we increase this 128 clock cycles, because I want some things to write on param table before RESET.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Please support on this&lt;/P&gt;&lt;P&gt;Thank You&lt;/P&gt;</description>
    <pubDate>Thu, 07 Sep 2023 16:02:35 GMT</pubDate>
    <dc:creator>Shruthi_C</dc:creator>
    <dc:date>2023-09-07T16:02:35Z</dc:date>
    <item>
      <title>WDOG ISR</title>
      <link>https://community.nxp.com/t5/S32K/WDOG-ISR/m-p/1718938#M26888</link>
      <description>&lt;P&gt;HI,&lt;/P&gt;&lt;P&gt;I have initialized WDOG with 500ms and Before WDOG&amp;nbsp; going to RESET,&amp;nbsp; we have only 128 clock cycles in WDOG ISR,&amp;nbsp; Can we increase this 128 clock cycles, because I want some things to write on param table before RESET.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Please support on this&lt;/P&gt;&lt;P&gt;Thank You&lt;/P&gt;</description>
      <pubDate>Thu, 07 Sep 2023 16:02:35 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/WDOG-ISR/m-p/1718938#M26888</guid>
      <dc:creator>Shruthi_C</dc:creator>
      <dc:date>2023-09-07T16:02:35Z</dc:date>
    </item>
    <item>
      <title>Re: WDOG ISR</title>
      <link>https://community.nxp.com/t5/S32K/WDOG-ISR/m-p/1719004#M26892</link>
      <description>&lt;P&gt;Hi&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/212442"&gt;@Shruthi_C&lt;/a&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;The reset can be delayed by the WDOG 128 BUS_CLK cycles, as you mentioned, but also can have more delay by the RCM up to 512 LPO clock cycles.&lt;/P&gt;
&lt;P&gt;Please refer to&amp;nbsp;&lt;A href="https://community.nxp.com/t5/S32K-Knowledge-Base/Example-S32K144-WDOG-RCM-interrupt/ta-p/1107039" target="_blank" rel="noopener"&gt;Example S32K144 WDOG RCM interrupt&lt;/A&gt;.&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;B.R.&lt;/P&gt;
&lt;P&gt;VaneB&lt;/P&gt;</description>
      <pubDate>Thu, 07 Sep 2023 19:20:49 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/WDOG-ISR/m-p/1719004#M26892</guid>
      <dc:creator>VaneB</dc:creator>
      <dc:date>2023-09-07T19:20:49Z</dc:date>
    </item>
    <item>
      <title>Re: WDOG ISR</title>
      <link>https://community.nxp.com/t5/S32K/WDOG-ISR/m-p/1719131#M26895</link>
      <description>&lt;P&gt;HI,&amp;nbsp;&lt;/P&gt;&lt;P&gt;Thank You so much&amp;nbsp;&lt;SPAN&gt;VaneB&lt;/SPAN&gt;&lt;/P&gt;</description>
      <pubDate>Fri, 08 Sep 2023 01:31:04 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/WDOG-ISR/m-p/1719131#M26895</guid>
      <dc:creator>Shruthi_C</dc:creator>
      <dc:date>2023-09-08T01:31:04Z</dc:date>
    </item>
  </channel>
</rss>

