<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: Option bit/byte in S32k312 in S32K</title>
    <link>https://community.nxp.com/t5/S32K/Option-bit-byte-in-S32k312/m-p/1717294#M26791</link>
    <description>&lt;P&gt;Hello NXP team,&amp;nbsp;&lt;/P&gt;&lt;P&gt;In S32K312 Datasheet DHCSR register not available.&amp;nbsp;&lt;/P&gt;&lt;P&gt;and how to control(disable) External watchdog in debug mode in S32K312 controller.&lt;/P&gt;</description>
    <pubDate>Tue, 05 Sep 2023 14:45:14 GMT</pubDate>
    <dc:creator>shivakrishna</dc:creator>
    <dc:date>2023-09-05T14:45:14Z</dc:date>
    <item>
      <title>Option bit/byte in S32k312</title>
      <link>https://community.nxp.com/t5/S32K/Option-bit-byte-in-S32k312/m-p/1715232#M26675</link>
      <description>&lt;P&gt;Hello NXP team,&lt;/P&gt;&lt;P&gt;i am working on S32k312 controller, in that i want to use option bit/Byte .&lt;/P&gt;&lt;P&gt;can you provide option bit information in that controller.&lt;/P&gt;&lt;P&gt;requesting to help me to provide the option bit/byte related register information&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Thu, 31 Aug 2023 16:06:15 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/Option-bit-byte-in-S32k312/m-p/1715232#M26675</guid>
      <dc:creator>shivakrishna</dc:creator>
      <dc:date>2023-08-31T16:06:15Z</dc:date>
    </item>
    <item>
      <title>Re: Option bit/byte in S32k312</title>
      <link>https://community.nxp.com/t5/S32K/Option-bit-byte-in-S32k312/m-p/1715729#M26699</link>
      <description>&lt;P&gt;&lt;SPAN class="HwtZe"&gt;&lt;SPAN class="jCAhz ChMk0b"&gt;&lt;SPAN class="ryNqvb"&gt;Can you please explain the context of this question? I'm not entirely clear what it's about.&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&lt;SPAN class="HwtZe"&gt;&lt;SPAN class="jCAhz ChMk0b"&gt;&lt;SPAN class="ryNqvb"&gt;Thanks&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/P&gt;</description>
      <pubDate>Fri, 01 Sep 2023 10:06:09 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/Option-bit-byte-in-S32k312/m-p/1715729#M26699</guid>
      <dc:creator>davidtosenovjan</dc:creator>
      <dc:date>2023-09-01T10:06:09Z</dc:date>
    </item>
    <item>
      <title>Re: Option bit/byte in S32k312</title>
      <link>https://community.nxp.com/t5/S32K/Option-bit-byte-in-S32k312/m-p/1716048#M26710</link>
      <description>&lt;P&gt;Hello NXP team,&lt;/P&gt;&lt;P&gt;&lt;STRONG&gt;Op Bit(Operation bit)&lt;/STRONG&gt; is required to avoid the Functional resets , while doing debug. as per my project requirement developed SWT and ExtWDG . but i cant do debug because once create any breakpoint , timer overflow shall be happen and system is going to reset. to avoid this condition in debug mode i need to check the &lt;STRONG&gt;Op Bit&lt;/STRONG&gt;&amp;nbsp;based on this i can decide is it debug or release .&lt;/P&gt;</description>
      <pubDate>Sun, 03 Sep 2023 05:17:40 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/Option-bit-byte-in-S32k312/m-p/1716048#M26710</guid>
      <dc:creator>shivakrishna</dc:creator>
      <dc:date>2023-09-03T05:17:40Z</dc:date>
    </item>
    <item>
      <title>Re: Option bit/byte in S32k312</title>
      <link>https://community.nxp.com/t5/S32K/Option-bit-byte-in-S32k312/m-p/1716502#M26749</link>
      <description>&lt;P&gt;So you want to detect in your code, whether MCU is in debug mode or not.&lt;/P&gt;
&lt;P&gt;I have found some solution here:&lt;/P&gt;
&lt;P&gt;&lt;A href="https://stackoverflow.com/questions/59765691/arm-cortex-m-detect-if-debugger-is-in-run-or-debug-mode" target="_blank"&gt;https://stackoverflow.com/questions/59765691/arm-cortex-m-detect-if-debugger-is-in-run-or-debug-mode&lt;/A&gt;&lt;/P&gt;
&lt;P&gt;DHCSR register contains status fields, containing information about debug state.&lt;/P&gt;
&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="davidtosenovjan_0-1693829915917.png" style="width: 615px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/239406i41F9CAAE89F062AD/image-dimensions/615x209?v=v2" width="615" height="209" role="button" title="davidtosenovjan_0-1693829915917.png" alt="davidtosenovjan_0-1693829915917.png" /&gt;&lt;/span&gt;&lt;/P&gt;
&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="davidtosenovjan_1-1693829938836.png" style="width: 456px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/239407iFE0632775E21D7D2/image-dimensions/456x89?v=v2" width="456" height="89" role="button" title="davidtosenovjan_1-1693829938836.png" alt="davidtosenovjan_1-1693829938836.png" /&gt;&lt;/span&gt;&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Mon, 04 Sep 2023 12:21:15 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/Option-bit-byte-in-S32k312/m-p/1716502#M26749</guid>
      <dc:creator>davidtosenovjan</dc:creator>
      <dc:date>2023-09-04T12:21:15Z</dc:date>
    </item>
    <item>
      <title>Re: Option bit/byte in S32k312</title>
      <link>https://community.nxp.com/t5/S32K/Option-bit-byte-in-S32k312/m-p/1717294#M26791</link>
      <description>&lt;P&gt;Hello NXP team,&amp;nbsp;&lt;/P&gt;&lt;P&gt;In S32K312 Datasheet DHCSR register not available.&amp;nbsp;&lt;/P&gt;&lt;P&gt;and how to control(disable) External watchdog in debug mode in S32K312 controller.&lt;/P&gt;</description>
      <pubDate>Tue, 05 Sep 2023 14:45:14 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/Option-bit-byte-in-S32k312/m-p/1717294#M26791</guid>
      <dc:creator>shivakrishna</dc:creator>
      <dc:date>2023-09-05T14:45:14Z</dc:date>
    </item>
    <item>
      <title>Re: Option bit/byte in S32k312</title>
      <link>https://community.nxp.com/t5/S32K/Option-bit-byte-in-S32k312/m-p/1717952#M26821</link>
      <description>&lt;P&gt;DHCSR register is described in ARM documentation, specifically in the document&lt;BR /&gt;DDI0403E_e_armv7m_arm.pdf&lt;/P&gt;
&lt;P&gt;as it is pointed by &lt;BR /&gt;DDI0489F_cortex_m7_trm.pdf&lt;/P&gt;
&lt;P&gt;&lt;A href="https://developer.arm.com/documentation/ddi0489/f/?lang=en" target="_blank"&gt;https://developer.arm.com/documentation/ddi0489/f/?lang=en&lt;/A&gt;&lt;/P&gt;
&lt;P&gt;&lt;A href="https://developer.arm.com/documentation/ddi0403/ee/?lang=en" target="_blank"&gt;https://developer.arm.com/documentation/ddi0403/ee/?lang=en&lt;/A&gt;&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Wed, 06 Sep 2023 09:53:28 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/Option-bit-byte-in-S32k312/m-p/1717952#M26821</guid>
      <dc:creator>davidtosenovjan</dc:creator>
      <dc:date>2023-09-06T09:53:28Z</dc:date>
    </item>
  </channel>
</rss>

