<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>S32KのトピックRe: S32K344 reset reason</title>
    <link>https://community.nxp.com/t5/S32K/S32K344-reset-reason/m-p/1698121#M25725</link>
    <description>&lt;P&gt;Hi Robin,&lt;/P&gt;&lt;P&gt;I turned on the &lt;SPAN&gt;&lt;STRONG&gt;PRTN1_COFB1_CLKEN. REQ56(PLL)&lt;/STRONG&gt; bit then the reset reason return &lt;STRONG&gt;MCU_SW_FUNC_RESET&lt;/STRONG&gt; as expect.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;The solution is really helpful, thanks a lot.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;Could you please let me know how this bit relates to the reset reason?&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="YL005_0-1691026017580.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/234850i2781017A6EA5520D/image-size/medium?v=v2&amp;amp;px=400" role="button" title="YL005_0-1691026017580.png" alt="YL005_0-1691026017580.png" /&gt;&lt;/span&gt;&lt;/P&gt;</description>
    <pubDate>Thu, 03 Aug 2023 01:30:30 GMT</pubDate>
    <dc:creator>YL005</dc:creator>
    <dc:date>2023-08-03T01:30:30Z</dc:date>
    <item>
      <title>S32K344 reset reason</title>
      <link>https://community.nxp.com/t5/S32K/S32K344-reset-reason/m-p/1690729#M25308</link>
      <description>&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;I am trying to get the reset reason of s32k344 on the s32k344evb by using &lt;STRONG&gt;Mcu_GetResetReason&lt;/STRONG&gt;.&lt;/P&gt;&lt;P&gt;When I use &lt;STRONG&gt;MCU_PerformReset&lt;/STRONG&gt; to reset the controller with functional reset, I'd expect to see the return value be a category that is functionally reset. But the value returned was power on reset.&lt;/P&gt;&lt;P&gt;What is the problem? Could this problem be related to FS26?&lt;/P&gt;</description>
      <pubDate>Mon, 24 Jul 2023 00:41:07 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/S32K344-reset-reason/m-p/1690729#M25308</guid>
      <dc:creator>YL005</dc:creator>
      <dc:date>2023-07-24T00:41:07Z</dc:date>
    </item>
    <item>
      <title>Re: S32K344 reset reason</title>
      <link>https://community.nxp.com/t5/S32K/S32K344-reset-reason/m-p/1693154#M25472</link>
      <description>&lt;P&gt;Hi&lt;/P&gt;
&lt;P&gt;1st. Could you please check the state of PRTN1_COFB1_CLKEN. BLOCK53(FXOSC) and PRTN1_COFB1_CLKEN. BLOCK56(PLL) before calling &lt;STRONG&gt;Mcu_PerformReset&lt;/STRONG&gt;()?&lt;/P&gt;
&lt;P&gt;2nd. Did you configure PLL CLK or not? These two bits may impact the reset reason after the functional reset is triggered when either of the two bits are disabled and PLL is enabled.&lt;/P&gt;
&lt;P&gt;&lt;BR /&gt;Best Regards,&lt;BR /&gt;Robin&lt;BR /&gt;-------------------------------------------------------------------------------&lt;BR /&gt;Note:&lt;BR /&gt;- If this post answers your question, please click the "Mark Correct" button. Thank you!&lt;/P&gt;
&lt;P&gt;- We are following threads for 7 weeks after the last post, later replies are ignored&lt;BR /&gt;Please open a new thread and refer to the closed one, if you have a related question at a later point in time.&lt;BR /&gt;-------------------------------------------------------------------------------&lt;/P&gt;</description>
      <pubDate>Wed, 26 Jul 2023 14:29:07 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/S32K344-reset-reason/m-p/1693154#M25472</guid>
      <dc:creator>Robin_Shen</dc:creator>
      <dc:date>2023-07-26T14:29:07Z</dc:date>
    </item>
    <item>
      <title>Re: S32K344 reset reason</title>
      <link>https://community.nxp.com/t5/S32K/S32K344-reset-reason/m-p/1694926#M25566</link>
      <description>&lt;P&gt;Hi&lt;/P&gt;&lt;P&gt;Do you mean&amp;nbsp;&lt;SPAN&gt;PRTN1_COFB1_CLKEN. REQ53(FXOSC) and PRTN1_COFB1_CLKEN. REQ56(PLL)?&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;The status of &lt;SPAN&gt;PRTN1_COFB1_CLKEN. REQ53(FXOSC) and PRTN1_COFB1_CLKEN. REQ56(PLL)&amp;nbsp;&lt;/SPAN&gt;is as below&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="YL005_0-1690536649536.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/234119i3C313265363A62AA/image-size/medium?v=v2&amp;amp;px=400" role="button" title="YL005_0-1690536649536.png" alt="YL005_0-1690536649536.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;And the PLL is configured as below&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="YL005_0-1690536910296.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/234120i2068D52ACD02196A/image-size/medium?v=v2&amp;amp;px=400" role="button" title="YL005_0-1690536910296.png" alt="YL005_0-1690536910296.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Fri, 28 Jul 2023 09:35:16 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/S32K344-reset-reason/m-p/1694926#M25566</guid>
      <dc:creator>YL005</dc:creator>
      <dc:date>2023-07-28T09:35:16Z</dc:date>
    </item>
    <item>
      <title>Re: S32K344 reset reason</title>
      <link>https://community.nxp.com/t5/S32K/S32K344-reset-reason/m-p/1695763#M25616</link>
      <description>&lt;P&gt;Please enable&amp;nbsp;&lt;SPAN&gt;PRTN1_COFB1_CLKEN. REQ56(PLL)&amp;nbsp;&lt;/SPAN&gt;&lt;/P&gt;</description>
      <pubDate>Mon, 31 Jul 2023 09:21:05 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/S32K344-reset-reason/m-p/1695763#M25616</guid>
      <dc:creator>Robin_Shen</dc:creator>
      <dc:date>2023-07-31T09:21:05Z</dc:date>
    </item>
    <item>
      <title>Re: S32K344 reset reason</title>
      <link>https://community.nxp.com/t5/S32K/S32K344-reset-reason/m-p/1698121#M25725</link>
      <description>&lt;P&gt;Hi Robin,&lt;/P&gt;&lt;P&gt;I turned on the &lt;SPAN&gt;&lt;STRONG&gt;PRTN1_COFB1_CLKEN. REQ56(PLL)&lt;/STRONG&gt; bit then the reset reason return &lt;STRONG&gt;MCU_SW_FUNC_RESET&lt;/STRONG&gt; as expect.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;The solution is really helpful, thanks a lot.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;Could you please let me know how this bit relates to the reset reason?&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="YL005_0-1691026017580.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/234850i2781017A6EA5520D/image-size/medium?v=v2&amp;amp;px=400" role="button" title="YL005_0-1691026017580.png" alt="YL005_0-1691026017580.png" /&gt;&lt;/span&gt;&lt;/P&gt;</description>
      <pubDate>Thu, 03 Aug 2023 01:30:30 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/S32K344-reset-reason/m-p/1698121#M25725</guid>
      <dc:creator>YL005</dc:creator>
      <dc:date>2023-08-03T01:30:30Z</dc:date>
    </item>
  </channel>
</rss>

