<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>S32KのトピックRe: S32K144 TXERRCNT and RXERRCNT</title>
    <link>https://community.nxp.com/t5/S32K/S32K144-TXERRCNT-and-RXERRCNT/m-p/1681623#M24766</link>
    <description>&lt;P&gt;&lt;SPAN&gt;When will the S32K144 go into freeze mode?&lt;/SPAN&gt;&lt;/P&gt;</description>
    <pubDate>Wed, 05 Jul 2023 05:38:11 GMT</pubDate>
    <dc:creator>Beautr</dc:creator>
    <dc:date>2023-07-05T05:38:11Z</dc:date>
    <item>
      <title>S32K144 TXERRCNT and RXERRCNT</title>
      <link>https://community.nxp.com/t5/S32K/S32K144-TXERRCNT-and-RXERRCNT/m-p/1681576#M24760</link>
      <description>&lt;P&gt;&lt;SPAN class=""&gt;Do the TXERRCNT and RXERRCNT of the S32K144 CAN controller count automatically?&lt;/SPAN&gt;&lt;SPAN class=""&gt; Do we need code for any Settings?&lt;/SPAN&gt;&lt;/P&gt;</description>
      <pubDate>Wed, 05 Jul 2023 03:51:11 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/S32K144-TXERRCNT-and-RXERRCNT/m-p/1681576#M24760</guid>
      <dc:creator>Beautr</dc:creator>
      <dc:date>2023-07-05T03:51:11Z</dc:date>
    </item>
    <item>
      <title>Re: S32K144 TXERRCNT and RXERRCNT</title>
      <link>https://community.nxp.com/t5/S32K/S32K144-TXERRCNT-and-RXERRCNT/m-p/1681623#M24766</link>
      <description>&lt;P&gt;&lt;SPAN&gt;When will the S32K144 go into freeze mode?&lt;/SPAN&gt;&lt;/P&gt;</description>
      <pubDate>Wed, 05 Jul 2023 05:38:11 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/S32K144-TXERRCNT-and-RXERRCNT/m-p/1681623#M24766</guid>
      <dc:creator>Beautr</dc:creator>
      <dc:date>2023-07-05T05:38:11Z</dc:date>
    </item>
    <item>
      <title>Re: S32K144 TXERRCNT and RXERRCNT</title>
      <link>https://community.nxp.com/t5/S32K/S32K144-TXERRCNT-and-RXERRCNT/m-p/1681843#M24791</link>
      <description>&lt;P&gt;&lt;A href="mailto:Hi@Beautr" target="_blank"&gt;Hi@Beautr&lt;/A&gt;&lt;/P&gt;
&lt;P&gt;For flexcan module, lot of registers can only be read/write on Freeze mode.&lt;/P&gt;
&lt;P&gt;for example,&lt;/P&gt;
&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="Senlent_0-1688546112957.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/230869i40E2D3C3C70B0280/image-size/medium?v=v2&amp;amp;px=400" role="button" title="Senlent_0-1688546112957.png" alt="Senlent_0-1688546112957.png" /&gt;&lt;span class="lia-inline-image-caption" onclick="event.preventDefault();"&gt;Senlent_0-1688546112957.png&lt;/span&gt;&lt;/span&gt;&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Therefore, if you need to change the Flexcan reigster during normal operation, you should first see if you need to go into freeze mode.&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Wed, 05 Jul 2023 08:40:54 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/S32K144-TXERRCNT-and-RXERRCNT/m-p/1681843#M24791</guid>
      <dc:creator>Senlent</dc:creator>
      <dc:date>2023-07-05T08:40:54Z</dc:date>
    </item>
    <item>
      <title>Re: S32K144 TXERRCNT and RXERRCNT</title>
      <link>https://community.nxp.com/t5/S32K/S32K144-TXERRCNT-and-RXERRCNT/m-p/1682057#M24806</link>
      <description>&lt;P&gt;&lt;SPAN class=""&gt;Hi, Senlent&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN class=""&gt;&lt;SPAN&gt;&amp;nbsp; &amp;nbsp; Thank you for your reply. I have one more question.&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN class=""&gt;Are send and receive error counters automatically counted according to CAN2.0B specifications?&lt;/SPAN&gt;&lt;SPAN class=""&gt; Do we need code for any Settings？&lt;/SPAN&gt;&lt;/P&gt;</description>
      <pubDate>Wed, 05 Jul 2023 13:45:28 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/S32K144-TXERRCNT-and-RXERRCNT/m-p/1682057#M24806</guid>
      <dc:creator>Beautr</dc:creator>
      <dc:date>2023-07-05T13:45:28Z</dc:date>
    </item>
    <item>
      <title>Re: S32K144 TXERRCNT and RXERRCNT</title>
      <link>https://community.nxp.com/t5/S32K/S32K144-TXERRCNT-and-RXERRCNT/m-p/1682521#M24810</link>
      <description>&lt;P&gt;&lt;A href="mailto:Hi@Beautr" target="_blank"&gt;Hi@Beautr&lt;/A&gt;&lt;/P&gt;
&lt;P&gt;No, the count is automatically incremented if an error is encountered during normal operation&lt;/P&gt;</description>
      <pubDate>Thu, 06 Jul 2023 01:34:04 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/S32K144-TXERRCNT-and-RXERRCNT/m-p/1682521#M24810</guid>
      <dc:creator>Senlent</dc:creator>
      <dc:date>2023-07-06T01:34:04Z</dc:date>
    </item>
  </channel>
</rss>

