<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: ASIL-D Query Regarding S32K344EHT1MMMST in S32K</title>
    <link>https://community.nxp.com/t5/S32K/ASIL-D-Query-Regarding-S32K344EHT1MMMST/m-p/1665877#M23738</link>
    <description>&lt;P&gt;Hello,&lt;/P&gt;
&lt;BLOCKQUOTE&gt;
&lt;P&gt;&lt;SPAN&gt;Is the micro-controller&amp;nbsp;standalone enough for peripheral redundancy, i.e in case of any peripheral failure, like sci. Will the micro-controller&amp;nbsp;switch to a new sci port?&lt;/SPAN&gt;&lt;/P&gt;
&lt;/BLOCKQUOTE&gt;
&lt;P&gt;No. This is the task for your SW. Micro will detect the failure.&lt;/P&gt;
&lt;BLOCKQUOTE&gt;
&lt;P&gt;Does the micro-controller ASIL-D compatible&lt;/P&gt;
&lt;/BLOCKQUOTE&gt;
&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="petervlna_0-1686204773995.png" style="width: 504px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/226767i2CBE71AD3BC9A073/image-dimensions/504x97?v=v2" width="504" height="97" role="button" title="petervlna_0-1686204773995.png" alt="petervlna_0-1686204773995.png" /&gt;&lt;/span&gt;&lt;/P&gt;
&lt;P&gt;Not sure what you mean by compatible. But it is supporting many tests in HW. I'd say it is ASIL-D ready.&lt;/P&gt;
&lt;BLOCKQUOTE&gt;
&lt;P&gt;If it is ASIL-D compatible, would it be achieved by the software of the micro-controller itself?&lt;/P&gt;
&lt;/BLOCKQUOTE&gt;
&lt;P&gt;Combination of SW and HW. For example lock-step is HW feature.&lt;/P&gt;
&lt;BLOCKQUOTE&gt;
&lt;P&gt;Is it a ASIL-D device compliant and ASIL-D systematic compliant micro-controller?&lt;/P&gt;
&lt;/BLOCKQUOTE&gt;
&lt;P&gt;Not sure what you mean here. But customers use this device in ASIL-D class applications. We provide the SW like SAF (safety applciation framework) to help customers achive ASIL-D.&lt;/P&gt;
&lt;P&gt;More details and safety documents you will find here:&lt;/P&gt;
&lt;P&gt;&lt;A href="https://community.nxp.com/t5/SafeAssure-Community-Knowledge/REQUESTING-ACCESS-for-Safety-material-at-NXP-COM-to-get-safety/ta-p/1100206" target="_blank"&gt;https://community.nxp.com/t5/SafeAssure-Community-Knowledge/REQUESTING-ACCESS-for-Safety-material-at-NXP-COM-to-get-safety/ta-p/1100206&lt;/A&gt;&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Best regards,&lt;/P&gt;
&lt;P&gt;Peter&lt;/P&gt;</description>
    <pubDate>Thu, 08 Jun 2023 06:17:20 GMT</pubDate>
    <dc:creator>petervlna</dc:creator>
    <dc:date>2023-06-08T06:17:20Z</dc:date>
    <item>
      <title>ASIL-D Query Regarding S32K344EHT1MMMST</title>
      <link>https://community.nxp.com/t5/S32K/ASIL-D-Query-Regarding-S32K344EHT1MMMST/m-p/1665817#M23736</link>
      <description>&lt;P&gt;Hello Team,&lt;/P&gt;&lt;P&gt;Following are the queries regarding the Safety Standard ASIL-D on S32K344EHT1MMMST&lt;SPAN&gt;&amp;nbsp;micro-controller:&lt;/SPAN&gt;&lt;/P&gt;&lt;OL&gt;&lt;LI&gt;&lt;SPAN&gt;Is the micro-controller&amp;nbsp;standalone enough for peripheral redundancy, i.e in case of any peripheral failure, like sci. Will the micro-controller&amp;nbsp;switch to a new sci port?&lt;/SPAN&gt;&lt;/LI&gt;&lt;LI&gt;&lt;SPAN&gt;Does&amp;nbsp;the micro-controller ASIL-D compatible&lt;/SPAN&gt;&lt;/LI&gt;&lt;LI&gt;If it is ASIL-D compatible, would it be achieved by the software of the micro-controller itself?&lt;/LI&gt;&lt;LI&gt;Is it a&amp;nbsp;&lt;SPAN&gt;ASIL-D device compliant and ASIL-D systematic compliant micro-controller?&lt;/SPAN&gt;&lt;/LI&gt;&lt;/OL&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Thu, 08 Jun 2023 04:41:21 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/ASIL-D-Query-Regarding-S32K344EHT1MMMST/m-p/1665817#M23736</guid>
      <dc:creator>devchandil</dc:creator>
      <dc:date>2023-06-08T04:41:21Z</dc:date>
    </item>
    <item>
      <title>Re: ASIL-D Query Regarding S32K344EHT1MMMST</title>
      <link>https://community.nxp.com/t5/S32K/ASIL-D-Query-Regarding-S32K344EHT1MMMST/m-p/1665877#M23738</link>
      <description>&lt;P&gt;Hello,&lt;/P&gt;
&lt;BLOCKQUOTE&gt;
&lt;P&gt;&lt;SPAN&gt;Is the micro-controller&amp;nbsp;standalone enough for peripheral redundancy, i.e in case of any peripheral failure, like sci. Will the micro-controller&amp;nbsp;switch to a new sci port?&lt;/SPAN&gt;&lt;/P&gt;
&lt;/BLOCKQUOTE&gt;
&lt;P&gt;No. This is the task for your SW. Micro will detect the failure.&lt;/P&gt;
&lt;BLOCKQUOTE&gt;
&lt;P&gt;Does the micro-controller ASIL-D compatible&lt;/P&gt;
&lt;/BLOCKQUOTE&gt;
&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="petervlna_0-1686204773995.png" style="width: 504px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/226767i2CBE71AD3BC9A073/image-dimensions/504x97?v=v2" width="504" height="97" role="button" title="petervlna_0-1686204773995.png" alt="petervlna_0-1686204773995.png" /&gt;&lt;/span&gt;&lt;/P&gt;
&lt;P&gt;Not sure what you mean by compatible. But it is supporting many tests in HW. I'd say it is ASIL-D ready.&lt;/P&gt;
&lt;BLOCKQUOTE&gt;
&lt;P&gt;If it is ASIL-D compatible, would it be achieved by the software of the micro-controller itself?&lt;/P&gt;
&lt;/BLOCKQUOTE&gt;
&lt;P&gt;Combination of SW and HW. For example lock-step is HW feature.&lt;/P&gt;
&lt;BLOCKQUOTE&gt;
&lt;P&gt;Is it a ASIL-D device compliant and ASIL-D systematic compliant micro-controller?&lt;/P&gt;
&lt;/BLOCKQUOTE&gt;
&lt;P&gt;Not sure what you mean here. But customers use this device in ASIL-D class applications. We provide the SW like SAF (safety applciation framework) to help customers achive ASIL-D.&lt;/P&gt;
&lt;P&gt;More details and safety documents you will find here:&lt;/P&gt;
&lt;P&gt;&lt;A href="https://community.nxp.com/t5/SafeAssure-Community-Knowledge/REQUESTING-ACCESS-for-Safety-material-at-NXP-COM-to-get-safety/ta-p/1100206" target="_blank"&gt;https://community.nxp.com/t5/SafeAssure-Community-Knowledge/REQUESTING-ACCESS-for-Safety-material-at-NXP-COM-to-get-safety/ta-p/1100206&lt;/A&gt;&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Best regards,&lt;/P&gt;
&lt;P&gt;Peter&lt;/P&gt;</description>
      <pubDate>Thu, 08 Jun 2023 06:17:20 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/ASIL-D-Query-Regarding-S32K344EHT1MMMST/m-p/1665877#M23738</guid>
      <dc:creator>petervlna</dc:creator>
      <dc:date>2023-06-08T06:17:20Z</dc:date>
    </item>
    <item>
      <title>Re: ASIL-D Query Regarding S32K344EHT1MMMST</title>
      <link>https://community.nxp.com/t5/S32K/ASIL-D-Query-Regarding-S32K344EHT1MMMST/m-p/1675596#M24350</link>
      <description>&lt;P&gt;Hi, Apologies for late reply&lt;/P&gt;&lt;P&gt;I have further 2 more query. If I do not have any safe state in my ASIL-D product. And I want to continue my operation no matter what.&lt;/P&gt;&lt;P&gt;1. Is the continuous operation with any interruption or restart possible?&lt;/P&gt;&lt;P&gt;2. What topology should I consider. Should I use lockstep core, reciprocal comparison, or MooN architecture?&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Mon, 26 Jun 2023 04:45:26 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/ASIL-D-Query-Regarding-S32K344EHT1MMMST/m-p/1675596#M24350</guid>
      <dc:creator>devchandil</dc:creator>
      <dc:date>2023-06-26T04:45:26Z</dc:date>
    </item>
    <item>
      <title>Re: ASIL-D Query Regarding S32K344EHT1MMMST</title>
      <link>https://community.nxp.com/t5/S32K/ASIL-D-Query-Regarding-S32K344EHT1MMMST/m-p/1675992#M24398</link>
      <description>&lt;P&gt;Hello,&lt;/P&gt;
&lt;BLOCKQUOTE&gt;
&lt;P&gt;1. Is the continuous operation with any interruption or restart possible?&lt;/P&gt;
&lt;/BLOCKQUOTE&gt;
&lt;P&gt;Yes, but this depends on the requirements of target safety standard. In ideal case you can run the SW forever. Safety standards usually require full system restart after some period of time.&lt;/P&gt;
&lt;BLOCKQUOTE&gt;
&lt;P&gt;2. What topology should I consider. Should I use lockstep core, reciprocal comparison, or MooN architecture?&lt;/P&gt;
&lt;/BLOCKQUOTE&gt;
&lt;P&gt;Well, this is fully in your hands. Using lock step is preferred as it is HW implementation and it is already present on micro.&lt;/P&gt;
&lt;P&gt;I suggest you to discuss it with your safety expert, or with your ISO certification company.&lt;/P&gt;
&lt;P&gt;Best regards,&lt;/P&gt;
&lt;P&gt;Peter&lt;/P&gt;</description>
      <pubDate>Mon, 26 Jun 2023 11:28:13 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/ASIL-D-Query-Regarding-S32K344EHT1MMMST/m-p/1675992#M24398</guid>
      <dc:creator>petervlna</dc:creator>
      <dc:date>2023-06-26T11:28:13Z</dc:date>
    </item>
  </channel>
</rss>

