<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>S32KのトピックRe: LPUART DMA  + IDLE Interrupt isue</title>
    <link>https://community.nxp.com/t5/S32K/LPUART-DMA-IDLE-Interrupt-isue/m-p/1557170#M18993</link>
    <description>&lt;P&gt;I don't know where to clear the rx buffer.&lt;/P&gt;&lt;P&gt;Reference：&lt;/P&gt;&lt;P&gt;/* Handle idle line interrupt */&lt;BR /&gt;if (LPUART_GetIntMode(base, LPUART_INT_IDLE_LINE))&lt;BR /&gt;{&lt;BR /&gt;if (LPUART_GetStatusFlag(base, LPUART_IDLE_LINE_DETECT))&lt;BR /&gt;{&lt;BR /&gt;lpuart_state_t * lpuartState = (lpuart_state_t *)s_lpuartStatePtr[instance];&lt;BR /&gt;lpuartState-&amp;gt;rxCallback(lpuartState, UART_EVENT_RX_FULL, lpuartState-&amp;gt;rxCallbackParam);&lt;BR /&gt;if (lpuartState-&amp;gt;rxSize &amp;gt; 0U)&lt;BR /&gt;{&lt;BR /&gt;/* Set the source address and the number of minor loops (bytes to be transfered) */&lt;BR /&gt;EDMA_DRV_SetDestAddr(lpuartState-&amp;gt;rxDMAChannel, (uint32_t)(lpuartState-&amp;gt;rxBuff));&lt;BR /&gt;EDMA_DRV_SetMajorLoopIterationCount(lpuartState-&amp;gt;rxDMAChannel, lpuartState-&amp;gt;rxSize);&lt;/P&gt;&lt;P&gt;/* Now that this rx is set up, clear remaining bytes count */&lt;BR /&gt;lpuartState-&amp;gt;rxSize = 0U;&lt;/P&gt;&lt;P&gt;/* Re-start the channel */&lt;BR /&gt;(void)EDMA_DRV_StartChannel(lpuartState-&amp;gt;rxDMAChannel);&lt;BR /&gt;}&lt;BR /&gt;else&lt;BR /&gt;{&lt;BR /&gt;/* Stop the reception */&lt;BR /&gt;LPUART_DRV_StopRxDma(instance);&lt;/P&gt;&lt;P&gt;/* Invoke the callback to notify the end of the transfer */&lt;BR /&gt;if (lpuartState-&amp;gt;rxCallback != NULL)&lt;BR /&gt;{&lt;BR /&gt;lpuartState-&amp;gt;rxCallback(lpuartState, UART_EVENT_END_TRANSFER, lpuartState-&amp;gt;rxCallbackParam);&lt;BR /&gt;}&lt;/P&gt;&lt;P&gt;/* Clear the flags */&lt;BR /&gt;LPUART_DRV_ClearErrorFlags(base);&lt;BR /&gt;}&lt;BR /&gt;LPUART_ClearStatusFlag(base, LPUART_IDLE_LINE_DETECT);&lt;BR /&gt;}&lt;BR /&gt;}&lt;BR /&gt;&lt;BR /&gt;&lt;/P&gt;</description>
    <pubDate>Mon, 21 Nov 2022 12:24:46 GMT</pubDate>
    <dc:creator>kalvin</dc:creator>
    <dc:date>2022-11-21T12:24:46Z</dc:date>
    <item>
      <title>LPUART DMA  + IDLE Interrupt isue</title>
      <link>https://community.nxp.com/t5/S32K/LPUART-DMA-IDLE-Interrupt-isue/m-p/1556304#M18952</link>
      <description>&lt;P&gt;Now I have another problem, this is my modified demo implementation of LPUART DMA + IDLE Interrupt, the following is the problem：&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="kalvin_0-1668755090540.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/200907i476F665006A08E54/image-size/medium?v=v2&amp;amp;px=400" role="button" title="kalvin_0-1668755090540.png" alt="kalvin_0-1668755090540.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Fri, 18 Nov 2022 07:07:39 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/LPUART-DMA-IDLE-Interrupt-isue/m-p/1556304#M18952</guid>
      <dc:creator>kalvin</dc:creator>
      <dc:date>2022-11-18T07:07:39Z</dc:date>
    </item>
    <item>
      <title>Re: LPUART DMA  + IDLE Interrupt isue</title>
      <link>https://community.nxp.com/t5/S32K/LPUART-DMA-IDLE-Interrupt-isue/m-p/1557152#M18992</link>
      <description>&lt;P&gt;Hi,&lt;/P&gt;
&lt;P&gt;which demo do you refer to? If DMA is updating your buffer with less bytes comparing previous transfer, a not overwritten bytes will be kept. You can clear buffer after reading it.&lt;/P&gt;
&lt;P&gt;BR, Petr&amp;nbsp;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Mon, 21 Nov 2022 11:43:58 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/LPUART-DMA-IDLE-Interrupt-isue/m-p/1557152#M18992</guid>
      <dc:creator>PetrS</dc:creator>
      <dc:date>2022-11-21T11:43:58Z</dc:date>
    </item>
    <item>
      <title>Re: LPUART DMA  + IDLE Interrupt isue</title>
      <link>https://community.nxp.com/t5/S32K/LPUART-DMA-IDLE-Interrupt-isue/m-p/1557170#M18993</link>
      <description>&lt;P&gt;I don't know where to clear the rx buffer.&lt;/P&gt;&lt;P&gt;Reference：&lt;/P&gt;&lt;P&gt;/* Handle idle line interrupt */&lt;BR /&gt;if (LPUART_GetIntMode(base, LPUART_INT_IDLE_LINE))&lt;BR /&gt;{&lt;BR /&gt;if (LPUART_GetStatusFlag(base, LPUART_IDLE_LINE_DETECT))&lt;BR /&gt;{&lt;BR /&gt;lpuart_state_t * lpuartState = (lpuart_state_t *)s_lpuartStatePtr[instance];&lt;BR /&gt;lpuartState-&amp;gt;rxCallback(lpuartState, UART_EVENT_RX_FULL, lpuartState-&amp;gt;rxCallbackParam);&lt;BR /&gt;if (lpuartState-&amp;gt;rxSize &amp;gt; 0U)&lt;BR /&gt;{&lt;BR /&gt;/* Set the source address and the number of minor loops (bytes to be transfered) */&lt;BR /&gt;EDMA_DRV_SetDestAddr(lpuartState-&amp;gt;rxDMAChannel, (uint32_t)(lpuartState-&amp;gt;rxBuff));&lt;BR /&gt;EDMA_DRV_SetMajorLoopIterationCount(lpuartState-&amp;gt;rxDMAChannel, lpuartState-&amp;gt;rxSize);&lt;/P&gt;&lt;P&gt;/* Now that this rx is set up, clear remaining bytes count */&lt;BR /&gt;lpuartState-&amp;gt;rxSize = 0U;&lt;/P&gt;&lt;P&gt;/* Re-start the channel */&lt;BR /&gt;(void)EDMA_DRV_StartChannel(lpuartState-&amp;gt;rxDMAChannel);&lt;BR /&gt;}&lt;BR /&gt;else&lt;BR /&gt;{&lt;BR /&gt;/* Stop the reception */&lt;BR /&gt;LPUART_DRV_StopRxDma(instance);&lt;/P&gt;&lt;P&gt;/* Invoke the callback to notify the end of the transfer */&lt;BR /&gt;if (lpuartState-&amp;gt;rxCallback != NULL)&lt;BR /&gt;{&lt;BR /&gt;lpuartState-&amp;gt;rxCallback(lpuartState, UART_EVENT_END_TRANSFER, lpuartState-&amp;gt;rxCallbackParam);&lt;BR /&gt;}&lt;/P&gt;&lt;P&gt;/* Clear the flags */&lt;BR /&gt;LPUART_DRV_ClearErrorFlags(base);&lt;BR /&gt;}&lt;BR /&gt;LPUART_ClearStatusFlag(base, LPUART_IDLE_LINE_DETECT);&lt;BR /&gt;}&lt;BR /&gt;}&lt;BR /&gt;&lt;BR /&gt;&lt;/P&gt;</description>
      <pubDate>Mon, 21 Nov 2022 12:24:46 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/LPUART-DMA-IDLE-Interrupt-isue/m-p/1557170#M18993</guid>
      <dc:creator>kalvin</dc:creator>
      <dc:date>2022-11-21T12:24:46Z</dc:date>
    </item>
    <item>
      <title>Re: LPUART DMA  + IDLE Interrupt isue</title>
      <link>https://community.nxp.com/t5/S32K/LPUART-DMA-IDLE-Interrupt-isue/m-p/1558991#M19059</link>
      <description>&lt;P&gt;hi Peter，&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;I just send you a private message, please check your message box.&lt;/SPAN&gt;&lt;/P&gt;</description>
      <pubDate>Thu, 24 Nov 2022 01:33:30 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/LPUART-DMA-IDLE-Interrupt-isue/m-p/1558991#M19059</guid>
      <dc:creator>kalvin</dc:creator>
      <dc:date>2022-11-24T01:33:30Z</dc:date>
    </item>
    <item>
      <title>Re: LPUART DMA  + IDLE Interrupt isue</title>
      <link>https://community.nxp.com/t5/S32K/LPUART-DMA-IDLE-Interrupt-isue/m-p/1559983#M19092</link>
      <description>&lt;P&gt;Hi,&lt;/P&gt;
&lt;P&gt;I read that, but not sure what is the intention, rather send full project and describe desired functionality and present behavior (what is sent, received and what is desired result).&lt;/P&gt;
&lt;P&gt;BR, Petr&lt;/P&gt;</description>
      <pubDate>Fri, 25 Nov 2022 13:08:42 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/LPUART-DMA-IDLE-Interrupt-isue/m-p/1559983#M19092</guid>
      <dc:creator>PetrS</dc:creator>
      <dc:date>2022-11-25T13:08:42Z</dc:date>
    </item>
    <item>
      <title>Re: LPUART DMA  + IDLE Interrupt isue</title>
      <link>https://community.nxp.com/t5/S32K/LPUART-DMA-IDLE-Interrupt-isue/m-p/1560126#M19094</link>
      <description>&lt;P&gt;Hi Peter，&lt;/P&gt;&lt;P&gt;Please check the private message.&lt;/P&gt;</description>
      <pubDate>Sat, 26 Nov 2022 00:30:47 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/LPUART-DMA-IDLE-Interrupt-isue/m-p/1560126#M19094</guid>
      <dc:creator>kalvin</dc:creator>
      <dc:date>2022-11-26T00:30:47Z</dc:date>
    </item>
    <item>
      <title>Re: LPUART DMA  + IDLE Interrupt isue</title>
      <link>https://community.nxp.com/t5/S32K/LPUART-DMA-IDLE-Interrupt-isue/m-p/1561614#M19138</link>
      <description>&lt;P&gt;Hi Peter，&lt;/P&gt;&lt;P&gt;How's it going now that I sent you a private message the other day&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Wed, 30 Nov 2022 01:14:52 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/LPUART-DMA-IDLE-Interrupt-isue/m-p/1561614#M19138</guid>
      <dc:creator>kalvin</dc:creator>
      <dc:date>2022-11-30T01:14:52Z</dc:date>
    </item>
  </channel>
</rss>

