<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>S32KのトピックRe: CAN Bus interrupt on Reception S32k144</title>
    <link>https://community.nxp.com/t5/S32K/CAN-Bus-interrupt-on-Reception-S32k144/m-p/735218#M1876</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Manuel,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;S32K1xx_DMA_Interrupt_mapping.xlsm&lt;/P&gt;&lt;P&gt;&lt;SPAN class="lia-inline-image-display-wrapper" image-alt="pastedImage_1.png"&gt;&lt;IMG alt="pastedImage_1.png" src="https://community.nxp.com/t5/image/serverpage/image-id/34221iD377ADEE4C501E98/image-size/large?v=v2&amp;amp;px=999" title="pastedImage_1.png" /&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;So please write to ICPR[2], ISER[2].&lt;/P&gt;&lt;PRE class="language-none line-numbers"&gt;&lt;CODE&gt;&amp;nbsp; S32_NVIC-&amp;gt;ICPR[2] = 1 &amp;lt;&amp;lt; (CAN0_ORed_0_15_MB_IRQn % 32);&amp;nbsp; /* IRQ81 CAN0 channel: clear any pending IRQ */
&amp;nbsp; S32_NVIC-&amp;gt;ISER[2] = 1 &amp;lt;&amp;lt; (CAN0_ORed_0_15_MB_IRQn % 32);&amp;nbsp; /* IRQ81 CAN0 channel: enable IRQ */&lt;SPAN class="line-numbers-rows"&gt;&lt;SPAN&gt;‍&lt;/SPAN&gt;&lt;SPAN&gt;‍&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/CODE&gt;&lt;/PRE&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;Daniel&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Mon, 02 Nov 2020 14:03:42 GMT</pubDate>
    <dc:creator>danielmartynek</dc:creator>
    <dc:date>2020-11-02T14:03:42Z</dc:date>
    <item>
      <title>CAN Bus interrupt on Reception S32k144</title>
      <link>https://community.nxp.com/t5/S32K/CAN-Bus-interrupt-on-Reception-S32k144/m-p/735217#M1875</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;I am trying to enable interrupts on CAN reception (S32k144 EVB) with the folowing code:&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;void NVIC_init_IRQs (void) {&lt;BR /&gt;&amp;nbsp; S32_NVIC-&amp;gt;ICPR[1] = 1 &amp;lt;&amp;lt; (CAN0_ORed_0_15_MB_IRQn % 32);&amp;nbsp; /* IRQ81 CAN0 channel: clear any pending IRQ */&lt;BR /&gt;&amp;nbsp; S32_NVIC-&amp;gt;ISER[1] = 1 &amp;lt;&amp;lt; (CAN0_ORed_0_15_MB_IRQn % 32);&amp;nbsp; /* IRQ81 CAN0 channel: enable IRQ */&lt;BR /&gt;&amp;nbsp; S32_NVIC-&amp;gt;IP[CAN0_ORed_0_15_MB_IRQn] = 0xA0;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; /* IRQ81 CAN0 channel: priority 10 of 0-15 */&lt;BR /&gt;}&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;However, I cannot get any interrupt.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Where can I find documentation about the vectors S32_NVIC?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks a lot,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Manuel&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 23 Nov 2017 15:36:01 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/CAN-Bus-interrupt-on-Reception-S32k144/m-p/735217#M1875</guid>
      <dc:creator>manuelmoreno-eg</dc:creator>
      <dc:date>2017-11-23T15:36:01Z</dc:date>
    </item>
    <item>
      <title>Re: CAN Bus interrupt on Reception S32k144</title>
      <link>https://community.nxp.com/t5/S32K/CAN-Bus-interrupt-on-Reception-S32k144/m-p/735218#M1876</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Manuel,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;S32K1xx_DMA_Interrupt_mapping.xlsm&lt;/P&gt;&lt;P&gt;&lt;SPAN class="lia-inline-image-display-wrapper" image-alt="pastedImage_1.png"&gt;&lt;IMG alt="pastedImage_1.png" src="https://community.nxp.com/t5/image/serverpage/image-id/34221iD377ADEE4C501E98/image-size/large?v=v2&amp;amp;px=999" title="pastedImage_1.png" /&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;So please write to ICPR[2], ISER[2].&lt;/P&gt;&lt;PRE class="language-none line-numbers"&gt;&lt;CODE&gt;&amp;nbsp; S32_NVIC-&amp;gt;ICPR[2] = 1 &amp;lt;&amp;lt; (CAN0_ORed_0_15_MB_IRQn % 32);&amp;nbsp; /* IRQ81 CAN0 channel: clear any pending IRQ */
&amp;nbsp; S32_NVIC-&amp;gt;ISER[2] = 1 &amp;lt;&amp;lt; (CAN0_ORed_0_15_MB_IRQn % 32);&amp;nbsp; /* IRQ81 CAN0 channel: enable IRQ */&lt;SPAN class="line-numbers-rows"&gt;&lt;SPAN&gt;‍&lt;/SPAN&gt;&lt;SPAN&gt;‍&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/CODE&gt;&lt;/PRE&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;Daniel&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 02 Nov 2020 14:03:42 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/CAN-Bus-interrupt-on-Reception-S32k144/m-p/735218#M1876</guid>
      <dc:creator>danielmartynek</dc:creator>
      <dc:date>2020-11-02T14:03:42Z</dc:date>
    </item>
  </channel>
</rss>

