<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>S32KのトピックRe: S32K344 ADC: HAS_ADC_INTERLEAVE problem</title>
    <link>https://community.nxp.com/t5/S32K/S32K344-ADC-HAS-ADC-INTERLEAVE-problem/m-p/1548858#M18676</link>
    <description>&lt;P&gt;Attached is the PIN_PTA1 pin configuration for MCAL.&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="Du_0224_0-1667560345807.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/199188i95C46B0562B49A5E/image-size/medium?v=v2&amp;amp;px=400" role="button" title="Du_0224_0-1667560345807.png" alt="Du_0224_0-1667560345807.png" /&gt;&lt;span class="lia-inline-image-caption" onclick="event.preventDefault();"&gt;Du_0224_0-1667560345807.png&lt;/span&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
    <pubDate>Fri, 04 Nov 2022 11:12:30 GMT</pubDate>
    <dc:creator>Du_0224</dc:creator>
    <dc:date>2022-11-04T11:12:30Z</dc:date>
    <item>
      <title>S32K344 ADC: HAS_ADC_INTERLEAVE problem</title>
      <link>https://community.nxp.com/t5/S32K/S32K344-ADC-HAS-ADC-INTERLEAVE-problem/m-p/1548855#M18675</link>
      <description>&lt;P&gt;Dear NXP engineer, Hello.&lt;BR /&gt;I am debugging the ADC function of S32K344_EVB, development environment: EBtresos 28.2.0+S32DS&lt;/P&gt;&lt;P&gt;I want to use PIN_PTA1 as ADC0_S9 function, but I found that the acquisition ADC failed. Then I found that DCM.DCMRWF4[2] is set to 1 by MCAL program by default.&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="Du_0224_4-1667559762846.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/199186iCC71274E890EE86E/image-size/medium?v=v2&amp;amp;px=400" role="button" title="Du_0224_4-1667559762846.png" alt="Du_0224_4-1667559762846.png" /&gt;&lt;span class="lia-inline-image-caption" onclick="event.preventDefault();"&gt;Du_0224_4-1667559762846.png&lt;/span&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="Du_0224_1-1667558362031.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/199182i53470DF0D35C2793/image-size/medium?v=v2&amp;amp;px=400" role="button" title="Du_0224_1-1667558362031.png" alt="Du_0224_1-1667558362031.png" /&gt;&lt;span class="lia-inline-image-caption" onclick="event.preventDefault();"&gt;Du_0224_1-1667558362031.png&lt;/span&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="Du_0224_2-1667558418035.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/199183iD2BB30F848BC9D41/image-size/medium?v=v2&amp;amp;px=400" role="button" title="Du_0224_2-1667558418035.png" alt="Du_0224_2-1667558418035.png" /&gt;&lt;span class="lia-inline-image-caption" onclick="event.preventDefault();"&gt;Du_0224_2-1667558418035.png&lt;/span&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;MCAL static code library: SIUL2_PORT_IP_HAS_ADC_INTERLEAVE is defined by default.&lt;BR /&gt;The logic in the static code：&lt;BR /&gt;PORT_WRITE32(DCM_DCMRWF4_ADDR32, DCM_DCMRWF4_ADC_INTERLEAVE_MASK &lt;EM&gt;&lt;STRONG&gt;|&lt;/STRONG&gt;&lt;/EM&gt; dcmrwf4RegValue);&lt;/P&gt;&lt;P&gt;0x0000067E | 0x0000067A = 0x0000067E ? (DCMRWF4.MUX_MODE_EN_ADC0_S9 = 1(is PTB14))&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;will enable all ADC INTERLEAVE in DCMRWF4 to 1.&lt;BR /&gt;What is the purpose of this logic, as the manual should all be set to 0 by default.&lt;BR /&gt;Shouldn't this logic be changed to something like the following：&lt;BR /&gt;PORT_WRITE32(DCM_DCMRWF4_ADDR32, DCM_DCMRWF4_ADC_INTERLEAVE_MASK &lt;EM&gt;&lt;STRONG&gt;&amp;amp;&lt;/STRONG&gt;&lt;/EM&gt; dcmrwf4RegValue);&lt;/P&gt;&lt;P&gt;0x0000067E &amp;amp; 0x0000067A = 0x0000067A (DCMRWF4.MUX_MODE_EN_ADC0_S9 = 0(is PTA1))&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="Du_0224_3-1667558620062.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/199184i24960ACF13A3277C/image-size/medium?v=v2&amp;amp;px=400" role="button" title="Du_0224_3-1667558620062.png" alt="Du_0224_3-1667558620062.png" /&gt;&lt;span class="lia-inline-image-caption" onclick="event.preventDefault();"&gt;Du_0224_3-1667558620062.png&lt;/span&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="Du_0224_5-1667559870524.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/199187i7A5BF5337E3A63DC/image-size/medium?v=v2&amp;amp;px=400" role="button" title="Du_0224_5-1667559870524.png" alt="Du_0224_5-1667559870524.png" /&gt;&lt;span class="lia-inline-image-caption" onclick="event.preventDefault();"&gt;Du_0224_5-1667559870524.png&lt;/span&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Fri, 04 Nov 2022 11:06:57 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/S32K344-ADC-HAS-ADC-INTERLEAVE-problem/m-p/1548855#M18675</guid>
      <dc:creator>Du_0224</dc:creator>
      <dc:date>2022-11-04T11:06:57Z</dc:date>
    </item>
    <item>
      <title>Re: S32K344 ADC: HAS_ADC_INTERLEAVE problem</title>
      <link>https://community.nxp.com/t5/S32K/S32K344-ADC-HAS-ADC-INTERLEAVE-problem/m-p/1548858#M18676</link>
      <description>&lt;P&gt;Attached is the PIN_PTA1 pin configuration for MCAL.&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="Du_0224_0-1667560345807.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/199188i95C46B0562B49A5E/image-size/medium?v=v2&amp;amp;px=400" role="button" title="Du_0224_0-1667560345807.png" alt="Du_0224_0-1667560345807.png" /&gt;&lt;span class="lia-inline-image-caption" onclick="event.preventDefault();"&gt;Du_0224_0-1667560345807.png&lt;/span&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Fri, 04 Nov 2022 11:12:30 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/S32K344-ADC-HAS-ADC-INTERLEAVE-problem/m-p/1548858#M18676</guid>
      <dc:creator>Du_0224</dc:creator>
      <dc:date>2022-11-04T11:12:30Z</dc:date>
    </item>
    <item>
      <title>Re: S32K344 ADC: HAS_ADC_INTERLEAVE problem</title>
      <link>https://community.nxp.com/t5/S32K/S32K344-ADC-HAS-ADC-INTERLEAVE-problem/m-p/1549286#M18695</link>
      <description>&lt;P&gt;Hi&amp;nbsp;Du_0224,&lt;/P&gt;
&lt;P&gt;Thank you for the report. &lt;BR /&gt;And sorry for the inconvenience we bring you!&lt;BR /&gt;The problem of &lt;STRONG&gt;Siul2_Port_Ip_WriteDCMConfiguration&lt;/STRONG&gt; has been reported to the RTD team before, but the fix version has not been released yet, so the customer needs to manually modify it temporarily.&lt;/P&gt;
&lt;P&gt;You can see this similar discussion:&amp;nbsp;&lt;A href="https://community.nxp.com/t5/S32K/S32K3-ADC-Channcal-configure-problem/td-p/1527680" target="_self"&gt;&lt;SPAN class="lia-link-navigation lia-link-disabled"&gt;S32K3_ADC_Channcal_configure_problem&lt;/SPAN&gt;&lt;/A&gt;&lt;/P&gt;
&lt;P&gt;&lt;BR /&gt;Best Regards,&lt;BR /&gt;Robin&lt;BR /&gt;-------------------------------------------------------------------------------&lt;BR /&gt;Note:&lt;BR /&gt;- If this post answers your question, please click the "Mark Correct" button. Thank you!&lt;/P&gt;
&lt;P&gt;- We are following threads for 7 weeks after the last post, later replies are ignored&lt;BR /&gt;Please open a new thread and refer to the closed one, if you have a related question at a later point in time.&lt;BR /&gt;-------------------------------------------------------------------------------&lt;/P&gt;</description>
      <pubDate>Mon, 07 Nov 2022 02:28:33 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/S32K344-ADC-HAS-ADC-INTERLEAVE-problem/m-p/1549286#M18695</guid>
      <dc:creator>Robin_Shen</dc:creator>
      <dc:date>2022-11-07T02:28:33Z</dc:date>
    </item>
    <item>
      <title>Re: S32K344 ADC: HAS_ADC_INTERLEAVE problem</title>
      <link>https://community.nxp.com/t5/S32K/S32K344-ADC-HAS-ADC-INTERLEAVE-problem/m-p/1549301#M18696</link>
      <description>&lt;P&gt;Hi Robin,&lt;/P&gt;&lt;P&gt;Thank you for your reply.&lt;BR /&gt;I have been able to use ADC properly by changing RTD_LLD manually.&lt;BR /&gt;I will follow up with RTD updates.&lt;/P&gt;</description>
      <pubDate>Mon, 07 Nov 2022 02:43:37 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/S32K344-ADC-HAS-ADC-INTERLEAVE-problem/m-p/1549301#M18696</guid>
      <dc:creator>Du_0224</dc:creator>
      <dc:date>2022-11-07T02:43:37Z</dc:date>
    </item>
  </channel>
</rss>

