<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: Problem with Chip Select S32K in S32K</title>
    <link>https://community.nxp.com/t5/S32K/Problem-with-Chip-Select-S32K/m-p/1525990#M17871</link>
    <description>&lt;P&gt;&lt;SPAN&gt;PORTA26&amp;nbsp; LPSPI1_PCS0&amp;nbsp;&amp;nbsp;&lt;STRONG&gt;TP17&lt;/STRONG&gt;&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;PORTA27&amp;nbsp; LPSPI1_SOUT&amp;nbsp; J4 pin6&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;PORTA28&amp;nbsp; LPSPI1_SCK&amp;nbsp; &amp;nbsp; J4 pin9&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;PORTA29&amp;nbsp; LPSPI1_SIN&amp;nbsp; &amp;nbsp; &amp;nbsp;J4 pin12&lt;/SPAN&gt;&lt;/P&gt;</description>
    <pubDate>Wed, 21 Sep 2022 16:09:18 GMT</pubDate>
    <dc:creator>Robin_Shen</dc:creator>
    <dc:date>2022-09-21T16:09:18Z</dc:date>
    <item>
      <title>Problem with Chip Select S32K</title>
      <link>https://community.nxp.com/t5/S32K/Problem-with-Chip-Select-S32K/m-p/1523523#M17747</link>
      <description>&lt;P&gt;Hello NXP,&lt;/P&gt;&lt;P&gt;I am working on SPI&amp;nbsp;&lt;/P&gt;&lt;P&gt;PFA of my waveform that i got for chip select&amp;nbsp;&amp;nbsp;&lt;/P&gt;&lt;P&gt;blue one is clock and the yellow one is the chip select&lt;/P&gt;&lt;P&gt;i am not getting the correct waveform I am using the below code please check once and reply soon&lt;/P&gt;&lt;P&gt;waiting for your reply&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;#include "S32K148.h"&lt;BR /&gt;#include "device_registers.h"&lt;BR /&gt;#include "LPSPI.h"&lt;BR /&gt;#include "clocks_and_modes.h"&lt;/P&gt;&lt;P&gt;uint16_t tx_16bits = 0xFD00;&lt;BR /&gt;uint16_t LPSPI1_16bits_read;&lt;/P&gt;&lt;P&gt;void WDOG_disable (void)&lt;BR /&gt;{&lt;BR /&gt;WDOG-&amp;gt;CNT=0xD928C520; /* Unlock watchdog */&lt;BR /&gt;WDOG-&amp;gt;TOVAL=0x0000FFFF; /* Maximum timeout value */&lt;BR /&gt;WDOG-&amp;gt;CS = 0x00002100; /* Disable watchdog */&lt;BR /&gt;}&lt;/P&gt;&lt;P&gt;void PORT_init (void)&lt;BR /&gt;{&lt;BR /&gt;/*!&lt;BR /&gt;* Pins definitions&lt;BR /&gt;* ===================================================&lt;BR /&gt;*&lt;BR /&gt;* Pin number | Function&lt;BR /&gt;* ----------------- |------------------&lt;BR /&gt;* PTA26 | LPSPI1_PCS0&lt;BR /&gt;* PTA27 | LPSPI1_SOUT&lt;BR /&gt;* PTA28 | LPSPI1_SCK&lt;BR /&gt;* PTA29 | LPSPI1_SIN&lt;BR /&gt;*/&lt;BR /&gt;PCC-&amp;gt;PCCn[PCC_PORTA_INDEX ]|=PCC_PCCn_CGC_MASK; /* Enable clock for PORTA */&lt;BR /&gt;PORTA-&amp;gt;PCR[26]|=PORT_PCR_MUX(3); /* Port B14: MUX = ALT3, LPSPI1_PCS0 */&lt;BR /&gt;PORTA-&amp;gt;PCR[27]|=PORT_PCR_MUX(3); /* Port B15: MUX = ALT3, LPSPI1_SOUT */&lt;BR /&gt;PORTA-&amp;gt;PCR[28]|=PORT_PCR_MUX(3); /* Port B16: MUX = ALT3, LPSPI1_SCK */&lt;BR /&gt;PORTA-&amp;gt;PCR[29]|=PORT_PCR_MUX(5); /* Port B17: MUX = ALT3, LPSPI1_SIN */&lt;BR /&gt;}&lt;/P&gt;&lt;P&gt;int main(void)&lt;BR /&gt;{&lt;BR /&gt;/*!&lt;BR /&gt;* Initialization:&lt;BR /&gt;* =======================&lt;BR /&gt;*/&lt;BR /&gt;WDOG_disable(); /* Disable WDOG */&lt;BR /&gt;SOSC_init_8MHz(); /* Initialize system oscillator for 8 MHz xtal */&lt;BR /&gt;SPLL_init_160MHz(); /* Initialize SPLL to 160 MHz with 8 MHz SOSC */&lt;BR /&gt;NormalRUNmode_80MHz(); /* Init clocks: 80 MHz sysclk &amp;amp; core, 40 MHz bus, 20 MHz flash */&lt;BR /&gt;LPSPI1_init_master(); /* Initialize LPSPI 1 as master */&lt;BR /&gt;PORT_init(); /* Configure ports */&lt;/P&gt;&lt;P&gt;while(1)&lt;BR /&gt;{&lt;BR /&gt;uint32_t counter = 0;&lt;/P&gt;&lt;P&gt;LPSPI1_transmit_16bits(tx_16bits); /* Transmit half word (16 bits) on LPSPI1 */&lt;BR /&gt;LPSPI1_16bits_read = LPSPI1_receive_16bits(); /* Receive half word on LSPI1 */&lt;BR /&gt;counter++;&lt;BR /&gt;}&lt;/P&gt;&lt;P&gt;}&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Fri, 16 Sep 2022 08:57:15 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/Problem-with-Chip-Select-S32K/m-p/1523523#M17747</guid>
      <dc:creator>RishikeshB</dc:creator>
      <dc:date>2022-09-16T08:57:15Z</dc:date>
    </item>
    <item>
      <title>Re: Problem with Chip Select S32K</title>
      <link>https://community.nxp.com/t5/S32K/Problem-with-Chip-Select-S32K/m-p/1524014#M17771</link>
      <description>&lt;P&gt;Hi&amp;nbsp;RishikeshB,&lt;/P&gt;
&lt;P&gt;Where did you measure the &lt;STRONG&gt;LPSPI1_PCS0&lt;/STRONG&gt; signal? The &lt;STRONG&gt;R283&lt;/STRONG&gt; on &lt;A href="https://www.nxp.com/design/development-boards/automotive-development-platforms/s32k-mcu-platforms/s32k148-q176-general-purpose-evaluation-board:S32K148EVB" target="_self"&gt;S32K148EVB&lt;/A&gt; is &lt;STRONG&gt;DNP&lt;/STRONG&gt;, so you may need to measure the signal at &lt;STRONG&gt;TP17&lt;/STRONG&gt;.&lt;/P&gt;
&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="PTA26 LPSPI1_PCS0 S32K148EVB.png" style="width: 999px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/194057i28C49232CE44D700/image-size/large?v=v2&amp;amp;px=999" role="button" title="PTA26 LPSPI1_PCS0 S32K148EVB.png" alt="PTA26 LPSPI1_PCS0 S32K148EVB.png" /&gt;&lt;/span&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="PTA26 LPSPI1_PCS0 TP17 S32K148EVB.png" style="width: 999px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/194058i36722453C82BB31E/image-size/large?v=v2&amp;amp;px=999" role="button" title="PTA26 LPSPI1_PCS0 TP17 S32K148EVB.png" alt="PTA26 LPSPI1_PCS0 TP17 S32K148EVB.png" /&gt;&lt;/span&gt;&lt;/P&gt;
&lt;P&gt;Seems that you are test the S32K148_Project_LPSPI bare metal example. Did you consider to test LPSPI SDK examples?&lt;/P&gt;
&lt;P&gt;&lt;BR /&gt;Best Regards,&lt;BR /&gt;Robin&lt;BR /&gt;-------------------------------------------------------------------------------&lt;BR /&gt;Note:&lt;BR /&gt;- If this post answers your question, please click the "Mark Correct" button. Thank you!&lt;/P&gt;
&lt;P&gt;- We are following threads for 7 weeks after the last post, later replies are ignored&lt;BR /&gt;Please open a new thread and refer to the closed one, if you have a related question at a later point in time.&lt;BR /&gt;-------------------------------------------------------------------------------&lt;/P&gt;</description>
      <pubDate>Mon, 19 Sep 2022 06:32:34 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/Problem-with-Chip-Select-S32K/m-p/1524014#M17771</guid>
      <dc:creator>Robin_Shen</dc:creator>
      <dc:date>2022-09-19T06:32:34Z</dc:date>
    </item>
    <item>
      <title>Re: Problem with Chip Select S32K</title>
      <link>https://community.nxp.com/t5/S32K/Problem-with-Chip-Select-S32K/m-p/1524242#M17793</link>
      <description>&lt;P&gt;On board where will i find TP17&lt;/P&gt;</description>
      <pubDate>Mon, 19 Sep 2022 10:32:40 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/Problem-with-Chip-Select-S32K/m-p/1524242#M17793</guid>
      <dc:creator>RishikeshB</dc:creator>
      <dc:date>2022-09-19T10:32:40Z</dc:date>
    </item>
    <item>
      <title>Re: Problem with Chip Select S32K</title>
      <link>https://community.nxp.com/t5/S32K/Problem-with-Chip-Select-S32K/m-p/1524711#M17807</link>
      <description>&lt;P&gt;Did you power the board by external 12V?&amp;nbsp; ("2.8 SPI" of AN5413 S32K1xx Series Cookbook mentioned that)&lt;/P&gt;</description>
      <pubDate>Tue, 20 Sep 2022 06:04:04 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/Problem-with-Chip-Select-S32K/m-p/1524711#M17807</guid>
      <dc:creator>Robin_Shen</dc:creator>
      <dc:date>2022-09-20T06:04:04Z</dc:date>
    </item>
    <item>
      <title>Re: Problem with Chip Select S32K</title>
      <link>https://community.nxp.com/t5/S32K/Problem-with-Chip-Select-S32K/m-p/1524724#M17808</link>
      <description>&lt;P&gt;yes external 12v&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Tue, 20 Sep 2022 06:13:48 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/Problem-with-Chip-Select-S32K/m-p/1524724#M17808</guid>
      <dc:creator>RishikeshB</dc:creator>
      <dc:date>2022-09-20T06:13:48Z</dc:date>
    </item>
    <item>
      <title>Re: Problem with Chip Select S32K</title>
      <link>https://community.nxp.com/t5/S32K/Problem-with-Chip-Select-S32K/m-p/1524737#M17809</link>
      <description>&lt;P&gt;Below signals are measured on&amp;nbsp;S32K148EVB-SCH-29644-RB. J8 1-2 (P5V0_V1SBC P5V0). J7 2-3 (VDD P5V0)&lt;/P&gt;
&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="TP17 S32K148EVB.jpg" style="width: 999px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/194246iDA9B324E1F25D612/image-size/large?v=v2&amp;amp;px=999" role="button" title="TP17 S32K148EVB.jpg" alt="TP17 S32K148EVB.jpg" /&gt;&lt;/span&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="LPSPI1_SCK LPSPI1_PCS0.jpg" style="width: 999px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/194247i8A4F78E3C00DFDB7/image-size/large?v=v2&amp;amp;px=999" role="button" title="LPSPI1_SCK LPSPI1_PCS0.jpg" alt="LPSPI1_SCK LPSPI1_PCS0.jpg" /&gt;&lt;/span&gt;&lt;/P&gt;</description>
      <pubDate>Tue, 20 Sep 2022 07:34:15 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/Problem-with-Chip-Select-S32K/m-p/1524737#M17809</guid>
      <dc:creator>Robin_Shen</dc:creator>
      <dc:date>2022-09-20T07:34:15Z</dc:date>
    </item>
    <item>
      <title>Re: Problem with Chip Select S32K</title>
      <link>https://community.nxp.com/t5/S32K/Problem-with-Chip-Select-S32K/m-p/1525845#M17860</link>
      <description>&lt;P&gt;and also where we can check data?&lt;/P&gt;</description>
      <pubDate>Wed, 21 Sep 2022 11:46:09 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/Problem-with-Chip-Select-S32K/m-p/1525845#M17860</guid>
      <dc:creator>RishikeshB</dc:creator>
      <dc:date>2022-09-21T11:46:09Z</dc:date>
    </item>
    <item>
      <title>Re: Problem with Chip Select S32K</title>
      <link>https://community.nxp.com/t5/S32K/Problem-with-Chip-Select-S32K/m-p/1525990#M17871</link>
      <description>&lt;P&gt;&lt;SPAN&gt;PORTA26&amp;nbsp; LPSPI1_PCS0&amp;nbsp;&amp;nbsp;&lt;STRONG&gt;TP17&lt;/STRONG&gt;&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;PORTA27&amp;nbsp; LPSPI1_SOUT&amp;nbsp; J4 pin6&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;PORTA28&amp;nbsp; LPSPI1_SCK&amp;nbsp; &amp;nbsp; J4 pin9&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;PORTA29&amp;nbsp; LPSPI1_SIN&amp;nbsp; &amp;nbsp; &amp;nbsp;J4 pin12&lt;/SPAN&gt;&lt;/P&gt;</description>
      <pubDate>Wed, 21 Sep 2022 16:09:18 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/Problem-with-Chip-Select-S32K/m-p/1525990#M17871</guid>
      <dc:creator>Robin_Shen</dc:creator>
      <dc:date>2022-09-21T16:09:18Z</dc:date>
    </item>
    <item>
      <title>Re: Problem with Chip Select S32K</title>
      <link>https://community.nxp.com/t5/S32K/Problem-with-Chip-Select-S32K/m-p/1526789#M17890</link>
      <description>&lt;P&gt;Thanks Robin issue got fixed&lt;/P&gt;</description>
      <pubDate>Thu, 22 Sep 2022 13:30:37 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/Problem-with-Chip-Select-S32K/m-p/1526789#M17890</guid>
      <dc:creator>RishikeshB</dc:creator>
      <dc:date>2022-09-22T13:30:37Z</dc:date>
    </item>
  </channel>
</rss>

