<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>S32KのトピックProblem With SPI on S32K148</title>
    <link>https://community.nxp.com/t5/S32K/Problem-With-SPI-on-S32K148/m-p/1522858#M17723</link>
    <description>&lt;P&gt;Hello NXP,&lt;/P&gt;&lt;P&gt;I am using below code but not able to see the waveforms on&amp;nbsp;oscilloscope &amp;nbsp;correctly&amp;nbsp;&lt;/P&gt;&lt;P&gt;can you please check with the code and if any changes are required please let me know&lt;/P&gt;&lt;P&gt;Waiting for your reply&lt;/P&gt;&lt;P&gt;#include "S32K148.h"&lt;BR /&gt;#include "device_registers.h"&lt;BR /&gt;#include "LPSPI.h"&lt;BR /&gt;#include "clocks_and_modes.h"&lt;/P&gt;&lt;P&gt;uint16_t tx_16bits = 0xFD00;&lt;BR /&gt;uint16_t LPSPI1_16bits_read;&lt;/P&gt;&lt;P&gt;void WDOG_disable (void)&lt;BR /&gt;{&lt;BR /&gt;WDOG-&amp;gt;CNT=0xD928C520; /* Unlock watchdog */&lt;BR /&gt;WDOG-&amp;gt;TOVAL=0x0000FFFF; /* Maximum timeout value */&lt;BR /&gt;WDOG-&amp;gt;CS = 0x00002100; /* Disable watchdog */&lt;BR /&gt;}&lt;/P&gt;&lt;P&gt;void PORT_init (void)&lt;BR /&gt;{&lt;BR /&gt;/*!&lt;BR /&gt;* Pins definitions&lt;BR /&gt;* ===================================================&lt;BR /&gt;*&lt;BR /&gt;* Pin number | Function&lt;BR /&gt;* ----------------- |------------------&lt;BR /&gt;* PTA26 | LPSPI1_PCS0&lt;BR /&gt;* PTA27 | LPSPI1_SOUT&lt;BR /&gt;* PTA28 | LPSPI1_SCK&lt;BR /&gt;* PTA29 | LPSPI1_SIN&lt;BR /&gt;*/&lt;BR /&gt;PCC-&amp;gt;PCCn[PCC_PORTA_INDEX ]|=PCC_PCCn_CGC_MASK; /* Enable clock for PORTB */&lt;BR /&gt;PORTA-&amp;gt;PCR[26]|=PORT_PCR_MUX(3); /* Port B14: MUX = ALT3, LPSPI1_PCS0 */&lt;BR /&gt;PORTA-&amp;gt;PCR[27]|=PORT_PCR_MUX(3); /* Port B15: MUX = ALT3, LPSPI1_SOUT */&lt;BR /&gt;PORTA-&amp;gt;PCR[28]|=PORT_PCR_MUX(3); /* Port B16: MUX = ALT3, LPSPI1_SCK */&lt;BR /&gt;PORTA-&amp;gt;PCR[29]|=PORT_PCR_MUX(3); /* Port B17: MUX = ALT3, LPSPI1_SIN */&lt;BR /&gt;}&lt;/P&gt;&lt;P&gt;int main(void)&lt;BR /&gt;{&lt;/P&gt;&lt;P&gt;/*!&lt;BR /&gt;* Initialization:&lt;BR /&gt;* =======================&lt;BR /&gt;*/&lt;BR /&gt;WDOG_disable(); /* Disable WDOG */&lt;BR /&gt;SOSC_init_8MHz(); /* Initialize system oscillator for 8 MHz xtal */&lt;BR /&gt;SPLL_init_160MHz(); /* Initialize SPLL to 160 MHz with 8 MHz SOSC */&lt;BR /&gt;NormalRUNmode_80MHz(); /* Init clocks: 80 MHz sysclk &amp;amp; core, 40 MHz bus, 20 MHz flash */&lt;BR /&gt;LPSPI1_init_master(); /* Initialize LPSPI 1 as master */&lt;BR /&gt;PORT_init(); /* Configure ports */&lt;/P&gt;&lt;P&gt;while(1)&lt;BR /&gt;{&lt;BR /&gt;uint8_t counter = 0;&lt;/P&gt;&lt;P&gt;LPSPI1_transmit_16bits(tx_16bits); /* Transmit half word (16 bits) on LPSPI1 */&lt;BR /&gt;counter++;&lt;BR /&gt;LPSPI1_16bits_read = LPSPI1_receive_16bits(); /* Receive half word on LSPI1 */&lt;/P&gt;&lt;P&gt;}&lt;/P&gt;&lt;P&gt;}&lt;/P&gt;</description>
    <pubDate>Thu, 15 Sep 2022 10:21:49 GMT</pubDate>
    <dc:creator>RishikeshB</dc:creator>
    <dc:date>2022-09-15T10:21:49Z</dc:date>
    <item>
      <title>Problem With SPI on S32K148</title>
      <link>https://community.nxp.com/t5/S32K/Problem-With-SPI-on-S32K148/m-p/1522858#M17723</link>
      <description>&lt;P&gt;Hello NXP,&lt;/P&gt;&lt;P&gt;I am using below code but not able to see the waveforms on&amp;nbsp;oscilloscope &amp;nbsp;correctly&amp;nbsp;&lt;/P&gt;&lt;P&gt;can you please check with the code and if any changes are required please let me know&lt;/P&gt;&lt;P&gt;Waiting for your reply&lt;/P&gt;&lt;P&gt;#include "S32K148.h"&lt;BR /&gt;#include "device_registers.h"&lt;BR /&gt;#include "LPSPI.h"&lt;BR /&gt;#include "clocks_and_modes.h"&lt;/P&gt;&lt;P&gt;uint16_t tx_16bits = 0xFD00;&lt;BR /&gt;uint16_t LPSPI1_16bits_read;&lt;/P&gt;&lt;P&gt;void WDOG_disable (void)&lt;BR /&gt;{&lt;BR /&gt;WDOG-&amp;gt;CNT=0xD928C520; /* Unlock watchdog */&lt;BR /&gt;WDOG-&amp;gt;TOVAL=0x0000FFFF; /* Maximum timeout value */&lt;BR /&gt;WDOG-&amp;gt;CS = 0x00002100; /* Disable watchdog */&lt;BR /&gt;}&lt;/P&gt;&lt;P&gt;void PORT_init (void)&lt;BR /&gt;{&lt;BR /&gt;/*!&lt;BR /&gt;* Pins definitions&lt;BR /&gt;* ===================================================&lt;BR /&gt;*&lt;BR /&gt;* Pin number | Function&lt;BR /&gt;* ----------------- |------------------&lt;BR /&gt;* PTA26 | LPSPI1_PCS0&lt;BR /&gt;* PTA27 | LPSPI1_SOUT&lt;BR /&gt;* PTA28 | LPSPI1_SCK&lt;BR /&gt;* PTA29 | LPSPI1_SIN&lt;BR /&gt;*/&lt;BR /&gt;PCC-&amp;gt;PCCn[PCC_PORTA_INDEX ]|=PCC_PCCn_CGC_MASK; /* Enable clock for PORTB */&lt;BR /&gt;PORTA-&amp;gt;PCR[26]|=PORT_PCR_MUX(3); /* Port B14: MUX = ALT3, LPSPI1_PCS0 */&lt;BR /&gt;PORTA-&amp;gt;PCR[27]|=PORT_PCR_MUX(3); /* Port B15: MUX = ALT3, LPSPI1_SOUT */&lt;BR /&gt;PORTA-&amp;gt;PCR[28]|=PORT_PCR_MUX(3); /* Port B16: MUX = ALT3, LPSPI1_SCK */&lt;BR /&gt;PORTA-&amp;gt;PCR[29]|=PORT_PCR_MUX(3); /* Port B17: MUX = ALT3, LPSPI1_SIN */&lt;BR /&gt;}&lt;/P&gt;&lt;P&gt;int main(void)&lt;BR /&gt;{&lt;/P&gt;&lt;P&gt;/*!&lt;BR /&gt;* Initialization:&lt;BR /&gt;* =======================&lt;BR /&gt;*/&lt;BR /&gt;WDOG_disable(); /* Disable WDOG */&lt;BR /&gt;SOSC_init_8MHz(); /* Initialize system oscillator for 8 MHz xtal */&lt;BR /&gt;SPLL_init_160MHz(); /* Initialize SPLL to 160 MHz with 8 MHz SOSC */&lt;BR /&gt;NormalRUNmode_80MHz(); /* Init clocks: 80 MHz sysclk &amp;amp; core, 40 MHz bus, 20 MHz flash */&lt;BR /&gt;LPSPI1_init_master(); /* Initialize LPSPI 1 as master */&lt;BR /&gt;PORT_init(); /* Configure ports */&lt;/P&gt;&lt;P&gt;while(1)&lt;BR /&gt;{&lt;BR /&gt;uint8_t counter = 0;&lt;/P&gt;&lt;P&gt;LPSPI1_transmit_16bits(tx_16bits); /* Transmit half word (16 bits) on LPSPI1 */&lt;BR /&gt;counter++;&lt;BR /&gt;LPSPI1_16bits_read = LPSPI1_receive_16bits(); /* Receive half word on LSPI1 */&lt;/P&gt;&lt;P&gt;}&lt;/P&gt;&lt;P&gt;}&lt;/P&gt;</description>
      <pubDate>Thu, 15 Sep 2022 10:21:49 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/Problem-With-SPI-on-S32K148/m-p/1522858#M17723</guid>
      <dc:creator>RishikeshB</dc:creator>
      <dc:date>2022-09-15T10:21:49Z</dc:date>
    </item>
    <item>
      <title>Re: Problem With SPI on S32K148</title>
      <link>https://community.nxp.com/t5/S32K/Problem-With-SPI-on-S32K148/m-p/1524019#M17772</link>
      <description>&lt;P&gt;&lt;SPAN&gt;Hi&amp;nbsp;RishikeshB,&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&lt;SPAN class="lia-link-navigation lia-link-disabled"&gt;This question seems same as &lt;A href="https://community.nxp.com/t5/S32K/Problem-with-Chip-Select-S32K/td-p/1523523" target="_self"&gt;Problem with Chip Select S32K&lt;/A&gt;. I will answer the question there.&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&lt;BR /&gt;Best Regards,&lt;BR /&gt;Robin&lt;BR /&gt;-------------------------------------------------------------------------------&lt;BR /&gt;Note:&lt;BR /&gt;- If this post answers your question, please click the "Mark Correct" button. Thank you!&lt;/P&gt;
&lt;P&gt;- We are following threads for 7 weeks after the last post, later replies are ignored&lt;BR /&gt;Please open a new thread and refer to the closed one, if you have a related question at a later point in time.&lt;BR /&gt;-------------------------------------------------------------------------------&lt;/P&gt;</description>
      <pubDate>Mon, 19 Sep 2022 06:35:44 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/Problem-With-SPI-on-S32K148/m-p/1524019#M17772</guid>
      <dc:creator>Robin_Shen</dc:creator>
      <dc:date>2022-09-19T06:35:44Z</dc:date>
    </item>
  </channel>
</rss>

