<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: Question about S32K14x EEPROM data recovery in S32K</title>
    <link>https://community.nxp.com/t5/S32K/Question-about-S32K14x-EEPROM-data-recovery/m-p/724246#M1741</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;The AN will be corrected. No additional write is needed. &lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;The compromised data are replaced with the previously written valid data during the reset sequence if the device is partitioned to load FlexRAM with valid EEPROM data during the reset sequence (AN11983 Section 3.1.1).&lt;/P&gt;&lt;P&gt;Otherwise, SetFlexRAM command must be executed as it is described in Figure 10 in the AN.&lt;/P&gt;&lt;P&gt;Write Status Query command returns Brown-out code (Section 3.2.1.4, AN).&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Yes, the recovery process depends on the write mode.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Normal Write mode performs maintenance/cleanup for each written record. So, if a reset/brownout occurs during a Normal Write activity, the record will be mark as invalid and no update will take place.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Whereas Quick write mode writes records as fast as possible, postponing maintenance until later. &lt;BR /&gt;If Quick Write operation is interrupted before the last byte is written, none of the writes are valid and no update will take place.&amp;nbsp;But if the Quick Write operation is interrupted during the maintenance (all writes are complete), brownout code will be set to 0x01 and the maintenance can be completed later (by using the FlexRAM&amp;nbsp;command to complete the interrupted quick write process).&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Regards,&lt;BR /&gt;Daniel&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Tue, 27 Mar 2018 20:11:12 GMT</pubDate>
    <dc:creator>danielmartynek</dc:creator>
    <dc:date>2018-03-27T20:11:12Z</dc:date>
    <item>
      <title>Question about S32K14x EEPROM data recovery</title>
      <link>https://community.nxp.com/t5/S32K/Question-about-S32K14x-EEPROM-data-recovery/m-p/724245#M1740</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P style="background: white;"&gt;In&amp;nbsp;&lt;SPAN style="font-size: 11.0pt;"&gt;AN11983 Using the S32K1xx EEPROM Functionality&lt;/SPAN&gt;, the EEPROM data recovery mechanism is described as below:&lt;/P&gt;&lt;P style="background: white;"&gt;&lt;/P&gt;&lt;P style="background: white;"&gt;&lt;span class="lia-inline-image-display-wrapper" image-alt="Statement about EEPROM data recovery.png"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/397i322195FF5FBBA497/image-size/large?v=v2&amp;amp;px=999" role="button" title="Statement about EEPROM data recovery.png" alt="Statement about EEPROM data recovery.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P style="background: white;"&gt;&lt;SPAN style="display: inline !important; float: none; background-color: #ffffff; color: #3d3d3d; font-family: Helvetica Neue,Helvetica,Arial,Lucida Grande,sans-serif; font-size: 15px; font-style: normal; font-variant: normal; font-weight: 400; letter-spacing: normal; orphans: 2; text-align: left; text-decoration: none; text-indent: 0px; text-transform: none; -webkit-text-stroke-width: 0px; white-space: normal; word-spacing: 0px; word-wrap: break-word;"&gt;L&lt;/SPAN&gt;iterally, the compromised record being replaced by the previous reliable record is done DURING THE NEXT EEE WRITE. This is quite ambiguous.&lt;/P&gt;&lt;P&gt;If the underlined condition is true, then what value will be returned if the EEPROM cell containing incomplete record (compromised one) is read before any explicit write is done? Will it return recovered value, or unpredictable value?&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;And does the statement apply to both normal write AND quick write, or only normal write? The quick write chapter in AN11983 describes a different data recovery mechanism which uses "Continue interrupted quick write" Flash command.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 22 Mar 2018 05:26:20 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/Question-about-S32K14x-EEPROM-data-recovery/m-p/724245#M1740</guid>
      <dc:creator>justinsheng</dc:creator>
      <dc:date>2018-03-22T05:26:20Z</dc:date>
    </item>
    <item>
      <title>Re: Question about S32K14x EEPROM data recovery</title>
      <link>https://community.nxp.com/t5/S32K/Question-about-S32K14x-EEPROM-data-recovery/m-p/724246#M1741</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;The AN will be corrected. No additional write is needed. &lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;The compromised data are replaced with the previously written valid data during the reset sequence if the device is partitioned to load FlexRAM with valid EEPROM data during the reset sequence (AN11983 Section 3.1.1).&lt;/P&gt;&lt;P&gt;Otherwise, SetFlexRAM command must be executed as it is described in Figure 10 in the AN.&lt;/P&gt;&lt;P&gt;Write Status Query command returns Brown-out code (Section 3.2.1.4, AN).&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Yes, the recovery process depends on the write mode.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Normal Write mode performs maintenance/cleanup for each written record. So, if a reset/brownout occurs during a Normal Write activity, the record will be mark as invalid and no update will take place.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Whereas Quick write mode writes records as fast as possible, postponing maintenance until later. &lt;BR /&gt;If Quick Write operation is interrupted before the last byte is written, none of the writes are valid and no update will take place.&amp;nbsp;But if the Quick Write operation is interrupted during the maintenance (all writes are complete), brownout code will be set to 0x01 and the maintenance can be completed later (by using the FlexRAM&amp;nbsp;command to complete the interrupted quick write process).&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Regards,&lt;BR /&gt;Daniel&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 27 Mar 2018 20:11:12 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/Question-about-S32K14x-EEPROM-data-recovery/m-p/724246#M1741</guid>
      <dc:creator>danielmartynek</dc:creator>
      <dc:date>2018-03-27T20:11:12Z</dc:date>
    </item>
    <item>
      <title>Re: Question about S32K14x EEPROM data recovery</title>
      <link>https://community.nxp.com/t5/S32K/Question-about-S32K14x-EEPROM-data-recovery/m-p/1251310#M10302</link>
      <description>&lt;P&gt;Hello,&lt;/P&gt;&lt;P&gt;Just to be sure: In AN11983 Revision 2 from May 2019, it still says that something happens during the first write. Also, chapter 8.3 mentions this:&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="nelson_scheja_1-1616595157814.png" style="width: 818px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/140560iE1869A47F2584886/image-dimensions/818x45?v=v2" width="818" height="45" role="button" title="nelson_scheja_1-1616595157814.png" alt="nelson_scheja_1-1616595157814.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;which seems to be related.&lt;/P&gt;&lt;P&gt;So this is all still incorrect documentation, and there is really no write operation needed to get back to a consistent state, correct?&lt;/P&gt;</description>
      <pubDate>Wed, 24 Mar 2021 14:20:01 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/Question-about-S32K14x-EEPROM-data-recovery/m-p/1251310#M10302</guid>
      <dc:creator>nelson_scheja</dc:creator>
      <dc:date>2021-03-24T14:20:01Z</dc:date>
    </item>
    <item>
      <title>Re: Question about S32K14x EEPROM data recovery</title>
      <link>https://community.nxp.com/t5/S32K/Question-about-S32K14x-EEPROM-data-recovery/m-p/1253684#M10354</link>
      <description>&lt;P&gt;Hello Nelson,&lt;/P&gt;
&lt;P&gt;Let me check why it hasn't been updated.&lt;/P&gt;
&lt;P&gt;I will update the thread once I have more information.&lt;/P&gt;
&lt;P&gt;Thank you for pointing this out.&lt;/P&gt;
&lt;P&gt;The attached test project triggers a SW reset during an EEPPROM update. As expected, out-of-reset after a brownout (with BO status 0x4), the EEPROM is loaded with either the previous valid value or the new value, depending on how far into the write the SW reset occurred. &lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Regards,&lt;/P&gt;
&lt;P&gt;Daniel&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Mon, 29 Mar 2021 14:37:36 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/Question-about-S32K14x-EEPROM-data-recovery/m-p/1253684#M10354</guid>
      <dc:creator>danielmartynek</dc:creator>
      <dc:date>2021-03-29T14:37:36Z</dc:date>
    </item>
    <item>
      <title>Re: Question about S32K14x EEPROM data recovery</title>
      <link>https://community.nxp.com/t5/S32K/Question-about-S32K14x-EEPROM-data-recovery/m-p/1448729#M15116</link>
      <description>&lt;P&gt;To be honest, I still don't fully understand how this whole system works. Can you throw off a guide or tutorial to make it clearer?&lt;/P&gt;</description>
      <pubDate>Mon, 25 Apr 2022 20:07:22 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/Question-about-S32K14x-EEPROM-data-recovery/m-p/1448729#M15116</guid>
      <dc:creator>harryvaltet23</dc:creator>
      <dc:date>2022-04-25T20:07:22Z</dc:date>
    </item>
  </channel>
</rss>

