<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>S32KのトピックS32K1xx PDB Trigger Input Source</title>
    <link>https://community.nxp.com/t5/S32K/S32K1xx-PDB-Trigger-Input-Source/m-p/1477848#M16022</link>
    <description>&lt;P&gt;&lt;SPAN&gt;On page 1325 of the S32K-RM&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;PDB's register&amp;nbsp;Status and Control register (PDB_SC) bit&amp;nbsp;TRGSEL&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;The description is&amp;nbsp;Refer to chip configuration details for the actual PDB input trigger&lt;BR /&gt;connections.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;But I can't find any information about&amp;nbsp;&lt;SPAN&gt;chip configuration details.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;What can I do to find the related trigger input source?&lt;/SPAN&gt;&lt;/P&gt;</description>
    <pubDate>Wed, 22 Jun 2022 04:54:39 GMT</pubDate>
    <dc:creator>Wupengfei2031</dc:creator>
    <dc:date>2022-06-22T04:54:39Z</dc:date>
    <item>
      <title>S32K1xx PDB Trigger Input Source</title>
      <link>https://community.nxp.com/t5/S32K/S32K1xx-PDB-Trigger-Input-Source/m-p/1477848#M16022</link>
      <description>&lt;P&gt;&lt;SPAN&gt;On page 1325 of the S32K-RM&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;PDB's register&amp;nbsp;Status and Control register (PDB_SC) bit&amp;nbsp;TRGSEL&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;The description is&amp;nbsp;Refer to chip configuration details for the actual PDB input trigger&lt;BR /&gt;connections.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;But I can't find any information about&amp;nbsp;&lt;SPAN&gt;chip configuration details.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;What can I do to find the related trigger input source?&lt;/SPAN&gt;&lt;/P&gt;</description>
      <pubDate>Wed, 22 Jun 2022 04:54:39 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/S32K1xx-PDB-Trigger-Input-Source/m-p/1477848#M16022</guid>
      <dc:creator>Wupengfei2031</dc:creator>
      <dc:date>2022-06-22T04:54:39Z</dc:date>
    </item>
    <item>
      <title>Re: S32K1xx PDB Trigger Input Source</title>
      <link>https://community.nxp.com/t5/S32K/S32K1xx-PDB-Trigger-Input-Source/m-p/1477941#M16025</link>
      <description>&lt;P&gt;&lt;A href="mailto:Hi@Wupengfei2031" target="_blank"&gt;Hi@Wupengfei2031&lt;/A&gt;&lt;/P&gt;
&lt;P&gt;&lt;STRONG&gt;Figure 43-2&lt;/STRONG&gt;. ADC0_PDB0 ADC Triggering scheme example&lt;/P&gt;
&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="Senlent_0-1655883627362.png" style="width: 538px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/184163iE033AEA6D3757695/image-dimensions/538x304?v=v2" width="538" height="304" role="button" title="Senlent_0-1655883627362.png" alt="Senlent_0-1655883627362.png" /&gt;&lt;/span&gt;&lt;/P&gt;
&lt;P&gt;&lt;STRONG&gt;Figure 19-3&lt;/STRONG&gt;. Trigger interconnectivity (part 2 of 2: outputs 64-127)&lt;/P&gt;
&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="Senlent_1-1655883781489.png" style="width: 520px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/184165i3A6D54D7DFC5B3DA/image-dimensions/520x116?v=v2" width="520" height="116" role="button" title="Senlent_1-1655883781489.png" alt="Senlent_1-1655883781489.png" /&gt;&lt;/span&gt;&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Wed, 22 Jun 2022 07:44:00 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/S32K1xx-PDB-Trigger-Input-Source/m-p/1477941#M16025</guid>
      <dc:creator>Senlent</dc:creator>
      <dc:date>2022-06-22T07:44:00Z</dc:date>
    </item>
  </channel>
</rss>

