<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>S32KのトピックRe: LPUART issue on S32k148</title>
    <link>https://community.nxp.com/t5/S32K/LPUART-issue-on-S32k148/m-p/1455247#M15323</link>
    <description>&lt;P&gt;Hi Kazarian,&lt;/P&gt;
&lt;P&gt;Please check if the &lt;STRONG&gt;clock gate&lt;/STRONG&gt; and the selected clock source are enabled: Table 27-9. Peripheral module clocking&lt;/P&gt;
&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="Table 27-9. Peripheral module clocking LPUART.png" style="width: 999px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/179265i37D7B952710A0101/image-size/large?v=v2&amp;amp;px=999" role="button" title="Table 27-9. Peripheral module clocking LPUART.png" alt="Table 27-9. Peripheral module clocking LPUART.png" /&gt;&lt;/span&gt;&lt;/P&gt;
&lt;P&gt;Best Regards,&lt;BR /&gt;Robin&lt;BR /&gt;-------------------------------------------------------------------------------&lt;BR /&gt;Note:&lt;BR /&gt;- If this post answers your question, please click the "Mark Correct" button. Thank you!&lt;/P&gt;
&lt;P&gt;- We are following threads for 7 weeks after the last post, later replies are ignored&lt;BR /&gt;Please open a new thread and refer to the closed one, if you have a related question at a later point in time.&lt;BR /&gt;-------------------------------------------------------------------------------&lt;/P&gt;</description>
    <pubDate>Tue, 10 May 2022 00:55:17 GMT</pubDate>
    <dc:creator>Robin_Shen</dc:creator>
    <dc:date>2022-05-10T00:55:17Z</dc:date>
    <item>
      <title>LPUART issue on S32k148</title>
      <link>https://community.nxp.com/t5/S32K/LPUART-issue-on-S32k148/m-p/1455087#M15322</link>
      <description>&lt;P&gt;Hello,&amp;nbsp;&lt;/P&gt;&lt;P&gt;im using S32k148 and trying to use the LPUART driver from the sdk.&lt;/P&gt;&lt;P&gt;when i initialise the driver :&amp;nbsp;LPUART_DRV_Init(INST_LPUART1, &amp;amp;lpuart1_State, &amp;amp;lpuart1_InitConfig0); the program stuck and does not return, i found the issue in LPUART_Init(), i dont know why it says bus error ?&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="Kazarian_0-1652111389950.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/179224iC7F2B1501AFFABE7/image-size/medium?v=v2&amp;amp;px=400" role="button" title="Kazarian_0-1652111389950.png" alt="Kazarian_0-1652111389950.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;Regards.&lt;/P&gt;</description>
      <pubDate>Mon, 09 May 2022 15:51:06 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/LPUART-issue-on-S32k148/m-p/1455087#M15322</guid>
      <dc:creator>Kazarian</dc:creator>
      <dc:date>2022-05-09T15:51:06Z</dc:date>
    </item>
    <item>
      <title>Re: LPUART issue on S32k148</title>
      <link>https://community.nxp.com/t5/S32K/LPUART-issue-on-S32k148/m-p/1455247#M15323</link>
      <description>&lt;P&gt;Hi Kazarian,&lt;/P&gt;
&lt;P&gt;Please check if the &lt;STRONG&gt;clock gate&lt;/STRONG&gt; and the selected clock source are enabled: Table 27-9. Peripheral module clocking&lt;/P&gt;
&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="Table 27-9. Peripheral module clocking LPUART.png" style="width: 999px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/179265i37D7B952710A0101/image-size/large?v=v2&amp;amp;px=999" role="button" title="Table 27-9. Peripheral module clocking LPUART.png" alt="Table 27-9. Peripheral module clocking LPUART.png" /&gt;&lt;/span&gt;&lt;/P&gt;
&lt;P&gt;Best Regards,&lt;BR /&gt;Robin&lt;BR /&gt;-------------------------------------------------------------------------------&lt;BR /&gt;Note:&lt;BR /&gt;- If this post answers your question, please click the "Mark Correct" button. Thank you!&lt;/P&gt;
&lt;P&gt;- We are following threads for 7 weeks after the last post, later replies are ignored&lt;BR /&gt;Please open a new thread and refer to the closed one, if you have a related question at a later point in time.&lt;BR /&gt;-------------------------------------------------------------------------------&lt;/P&gt;</description>
      <pubDate>Tue, 10 May 2022 00:55:17 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/LPUART-issue-on-S32k148/m-p/1455247#M15323</guid>
      <dc:creator>Robin_Shen</dc:creator>
      <dc:date>2022-05-10T00:55:17Z</dc:date>
    </item>
    <item>
      <title>Re: LPUART issue on S32k148</title>
      <link>https://community.nxp.com/t5/S32K/LPUART-issue-on-S32k148/m-p/1455846#M15348</link>
      <description>&lt;P&gt;Hello Robin,&amp;nbsp;&lt;/P&gt;&lt;P&gt;Thank you for your answer.&lt;/P&gt;&lt;P&gt;the clock gate is enabled in the clockMan1.c file by default&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="Kazarian_0-1652201195364.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/179385i59D6A06927267443/image-size/medium?v=v2&amp;amp;px=400" role="button" title="Kazarian_0-1652201195364.png" alt="Kazarian_0-1652201195364.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;but i needed to change the OSC clock from 8 MHz to 40Mhz since im using an external 40Mhz clock source.&lt;/P&gt;&lt;P&gt;this seems to solve the issue to a certain extent, when i want to receive data in Putty at a baudrate of 115200 i get random char, which means my clock is not correctly configured.&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="Kazarian_1-1652204445527.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/179388iA9DCCA2C34940940/image-size/medium?v=v2&amp;amp;px=400" role="button" title="Kazarian_1-1652204445527.png" alt="Kazarian_1-1652204445527.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;here is a summury of my clock configuration :&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="Kazarian_2-1652204536712.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/179389iC10922978D3027E2/image-size/medium?v=v2&amp;amp;px=400" role="button" title="Kazarian_2-1652204536712.png" alt="Kazarian_2-1652204536712.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="Kazarian_3-1652204563382.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/179390i3B09FE0E8ECAD718/image-size/medium?v=v2&amp;amp;px=400" role="button" title="Kazarian_3-1652204563382.png" alt="Kazarian_3-1652204563382.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;LPUAR config&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="Kazarian_4-1652204628070.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/179391i8853A0E20E1E0CA3/image-size/medium?v=v2&amp;amp;px=400" role="button" title="Kazarian_4-1652204628070.png" alt="Kazarian_4-1652204628070.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Thank you for your support&lt;/P&gt;</description>
      <pubDate>Tue, 10 May 2022 17:43:56 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/LPUART-issue-on-S32k148/m-p/1455846#M15348</guid>
      <dc:creator>Kazarian</dc:creator>
      <dc:date>2022-05-10T17:43:56Z</dc:date>
    </item>
    <item>
      <title>Re: LPUART issue on S32k148</title>
      <link>https://community.nxp.com/t5/S32K/LPUART-issue-on-S32k148/m-p/1456030#M15357</link>
      <description>&lt;P&gt;Refer to the "53.4.2 Baud rate generation" of&amp;nbsp;&lt;A id="relatedDocsClickPDF_1" class="dtmcustomrulelink" href="https://www.nxp.com/webapp/Download?colCode=S32K1XXRM" target="_blank" rel="noopener" data-dtmaction="Design Resources Section - Documentation - Results Link Click" data-dtmsubaction="S32K1xx MCU Family - Reference Manual - NXP - Reference Manual - English"&gt;&lt;SPAN&gt;S32K1xx MCU Family - Reference Manual&lt;/SPAN&gt;&lt;/A&gt;&lt;/P&gt;
&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="53.4.2 Baud rate generation.png" style="width: 806px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/179419iD73BCD52DE49238E/image-size/large?v=v2&amp;amp;px=999" role="button" title="53.4.2 Baud rate generation.png" alt="53.4.2 Baud rate generation.png" /&gt;&lt;/span&gt;&lt;/P&gt;
&lt;P&gt;I can see you select&amp;nbsp;&lt;STRONG&gt;CLK_SRC_SIRC_DIV2&lt;/STRONG&gt; for LPUART ASYNCH Module Clock.&amp;nbsp;&lt;SPAN&gt;The baud rate has nothing to do with your choice of external external 40Mhz clock source. Please send 0x55 or 0xAA and measure the actual baud rate of the TX pin with a logic analyzer or oscilloscope.&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;Best Regards,&lt;BR /&gt;Robin&lt;BR /&gt;-------------------------------------------------------------------------------&lt;BR /&gt;Note:&lt;BR /&gt;- If this post answers your question, please click the "Mark Correct" button. Thank you!&lt;/P&gt;
&lt;P&gt;- We are following threads for 7 weeks after the last post, later replies are ignored&lt;BR /&gt;Please open a new thread and refer to the closed one, if you have a related question at a later point in time.&lt;BR /&gt;-------------------------------------------------------------------------------&lt;/P&gt;</description>
      <pubDate>Wed, 11 May 2022 03:50:19 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/LPUART-issue-on-S32k148/m-p/1456030#M15357</guid>
      <dc:creator>Robin_Shen</dc:creator>
      <dc:date>2022-05-11T03:50:19Z</dc:date>
    </item>
  </channel>
</rss>

