<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: Voltage difference between input capture pin and GND in S32K</title>
    <link>https://community.nxp.com/t5/S32K/Voltage-difference-between-input-capture-pin-and-GND/m-p/1381196#M13077</link>
    <description>&lt;P&gt;Hi,&lt;/P&gt;
&lt;P&gt;Could you please check EVB schematic? The pin PTD15 is connected via R154 and R97 and RGB_RED to VDD.&lt;/P&gt;
&lt;P&gt;Best regards,&lt;/P&gt;
&lt;P&gt;Ladislav&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
    <pubDate>Fri, 03 Dec 2021 10:01:43 GMT</pubDate>
    <dc:creator>lama</dc:creator>
    <dc:date>2021-12-03T10:01:43Z</dc:date>
    <item>
      <title>Voltage difference between input capture pin and GND</title>
      <link>https://community.nxp.com/t5/S32K/Voltage-difference-between-input-capture-pin-and-GND/m-p/1380977#M13069</link>
      <description>&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;I am using s32k144evb.&lt;/P&gt;&lt;P&gt;I have assigned PTD15 as input capture pin.&lt;/P&gt;&lt;P&gt;The observation I came across is the voltage difference between PTD15 and GND is 5V when no PWM input is given to PTD15. When a PWM is given, an offset of 0.7V is observed.&lt;/P&gt;&lt;P&gt;The driver settings are as below:&lt;/P&gt;&lt;P&gt;PCC-&amp;gt;PCCn[PCC_FLEXTMR0_INDEX] = PCC_PCCn_PCS(6) | PCC_PCCn_CGC_MASK;; //Select and enable clock for FTM0&lt;BR /&gt;PCC-&amp;gt;PCCn[PCC_PORTD_INDEX] = PCC_PCCn_CGC_MASK; //Enable clock for PORTD&lt;BR /&gt;PORTD-&amp;gt;PCR[15] = PORT_PCR_MUX(2); // Set PTD15 for FTM0 - Channel0&lt;BR /&gt;FSL_NVIC-&amp;gt;ISER[FTM0_Ch0_Ch1_IRQn / 32] |= (1 &amp;lt;&amp;lt; (FTM0_Ch0_Ch1_IRQn % 32)); // Enable FTM0 interrupt FTM0_Ch0_Ch1_IRQn&lt;BR /&gt;FSL_NVIC-&amp;gt;IP[FTM0_Ch0_Ch1_IRQn / 32] =0x0A;&lt;BR /&gt;FTM0-&amp;gt;CONTROLS[0].CnSC = FTM_CnSC_ELSAB_MASK | FTM_CnSC_CHIE_MASK; //Input capture mode sensitive on rising and falling edge to measure period/duty of tested signalFTM_CnSC_ELSA_MASK | FTM_CnSC_CHIE_MASK;&lt;BR /&gt;FTM0-&amp;gt;CNT = 0; // Reset counter&lt;BR /&gt;FTM0-&amp;gt;SC = 0x0000010C; // Select clock&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Could you please let me know why input capture pin is driving high voltage?&lt;/P&gt;</description>
      <pubDate>Fri, 03 Dec 2021 05:24:59 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/Voltage-difference-between-input-capture-pin-and-GND/m-p/1380977#M13069</guid>
      <dc:creator>AjRj14</dc:creator>
      <dc:date>2021-12-03T05:24:59Z</dc:date>
    </item>
    <item>
      <title>Re: Voltage difference between input capture pin and GND</title>
      <link>https://community.nxp.com/t5/S32K/Voltage-difference-between-input-capture-pin-and-GND/m-p/1381196#M13077</link>
      <description>&lt;P&gt;Hi,&lt;/P&gt;
&lt;P&gt;Could you please check EVB schematic? The pin PTD15 is connected via R154 and R97 and RGB_RED to VDD.&lt;/P&gt;
&lt;P&gt;Best regards,&lt;/P&gt;
&lt;P&gt;Ladislav&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Fri, 03 Dec 2021 10:01:43 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/Voltage-difference-between-input-capture-pin-and-GND/m-p/1381196#M13077</guid>
      <dc:creator>lama</dc:creator>
      <dc:date>2021-12-03T10:01:43Z</dc:date>
    </item>
  </channel>
</rss>

