<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>S32K中的主题 Re: S32k1Xx FlexIO timer 16-bit counter mode</title>
    <link>https://community.nxp.com/t5/S32K/S32k1Xx-FlexIO-timer-16-bit-counter-mode/m-p/1332065#M11890</link>
    <description>&lt;P&gt;Thanks !&lt;/P&gt;</description>
    <pubDate>Tue, 31 Aug 2021 02:13:07 GMT</pubDate>
    <dc:creator>yuegao1996</dc:creator>
    <dc:date>2021-08-31T02:13:07Z</dc:date>
    <item>
      <title>S32k1Xx FlexIO timer 16-bit counter mode</title>
      <link>https://community.nxp.com/t5/S32K/S32k1Xx-FlexIO-timer-16-bit-counter-mode/m-p/1331852#M11884</link>
      <description>&lt;P&gt;Hi,&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp; &amp;nbsp;when i read S32k1 user manual, about flexio timer 16bit counter mode, it says "&amp;nbsp;In 16-bit counter mode, the full 16-bits of the counter and compare register are used to configure either the baud rate of the shift clock or the shifter bit count."&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp; &amp;nbsp;dose it mean that the 16bit counter is FFFF at the beginning, and the timer cmp register is used for shifter bit count ?&lt;/P&gt;&lt;P&gt;many thanks.&lt;/P&gt;</description>
      <pubDate>Mon, 30 Aug 2021 14:29:15 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/S32k1Xx-FlexIO-timer-16-bit-counter-mode/m-p/1331852#M11884</guid>
      <dc:creator>yuegao1996</dc:creator>
      <dc:date>2021-08-30T14:29:15Z</dc:date>
    </item>
    <item>
      <title>Re: S32k1Xx FlexIO timer 16-bit counter mode</title>
      <link>https://community.nxp.com/t5/S32K/S32k1Xx-FlexIO-timer-16-bit-counter-mode/m-p/1332058#M11889</link>
      <description>&lt;P&gt;Hi@&lt;SPAN&gt;yuegao1996&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&amp;nbsp; &amp;nbsp; 16-bit timers control the loading, shifting and storing of the shift registers, the counters load the contents of the compare register and decrement down to zero on the FlexIO clock.&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;BR!&lt;/P&gt;
&lt;P&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp;Jim.&lt;/P&gt;</description>
      <pubDate>Tue, 31 Aug 2021 02:01:12 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/S32k1Xx-FlexIO-timer-16-bit-counter-mode/m-p/1332058#M11889</guid>
      <dc:creator>Senlent</dc:creator>
      <dc:date>2021-08-31T02:01:12Z</dc:date>
    </item>
    <item>
      <title>Re: S32k1Xx FlexIO timer 16-bit counter mode</title>
      <link>https://community.nxp.com/t5/S32K/S32k1Xx-FlexIO-timer-16-bit-counter-mode/m-p/1332065#M11890</link>
      <description>&lt;P&gt;Thanks !&lt;/P&gt;</description>
      <pubDate>Tue, 31 Aug 2021 02:13:07 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/S32k1Xx-FlexIO-timer-16-bit-counter-mode/m-p/1332065#M11890</guid>
      <dc:creator>yuegao1996</dc:creator>
      <dc:date>2021-08-31T02:13:07Z</dc:date>
    </item>
  </channel>
</rss>

