<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>S32KのトピックRe: LPI2C clock source setting with 74Mhz, any issues?</title>
    <link>https://community.nxp.com/t5/S32K/LPI2C-clock-source-setting-with-74Mhz-any-issues/m-p/1330319#M11845</link>
    <description>&lt;P&gt;Hello &lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/102255"&gt;@yihe_zuo&lt;/a&gt;,&lt;/P&gt;
&lt;P&gt;You can select SPLLDIV2_CLK but the max frequency must be equal or less than the BUS_CLK frequency.&lt;/P&gt;
&lt;P&gt;&lt;STRONG&gt;S32K1xx RM, rev.13&lt;/STRONG&gt;&lt;/P&gt;
&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="danielmartynek_0-1629976163653.png" style="width: 645px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/154218i08CC42912F321EB0/image-dimensions/645x411?v=v2" width="645" height="411" role="button" title="danielmartynek_0-1629976163653.png" alt="danielmartynek_0-1629976163653.png" /&gt;&lt;/span&gt;&lt;/P&gt;
&lt;P&gt;&lt;STRONG&gt;S32K1xx DS rev.13&lt;/STRONG&gt;&lt;/P&gt;
&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="danielmartynek_1-1629976370050.png" style="width: 616px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/154219iA25C32D37CD35ED9/image-dimensions/616x659?v=v2" width="616" height="659" role="button" title="danielmartynek_1-1629976370050.png" alt="danielmartynek_1-1629976370050.png" /&gt;&lt;/span&gt;&lt;/P&gt;
&lt;P&gt;74MHz therefore can't be used.&lt;/P&gt;
&lt;P&gt;Please follow the specification.&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Thank you,&lt;/P&gt;
&lt;P&gt;BR, Daniel&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
    <pubDate>Thu, 26 Aug 2021 11:15:07 GMT</pubDate>
    <dc:creator>danielmartynek</dc:creator>
    <dc:date>2021-08-26T11:15:07Z</dc:date>
    <item>
      <title>LPI2C clock source setting with 74Mhz, any issues?</title>
      <link>https://community.nxp.com/t5/S32K/LPI2C-clock-source-setting-with-74Mhz-any-issues/m-p/1330151#M11839</link>
      <description>&lt;P&gt;In the S32K1XX reference manual, there is the below comment from the page 559.&lt;/P&gt;&lt;P&gt;We set the SPLLDIV2_CLK to 74Mhz(for I2C clock generation) &amp;nbsp;which beyond on the below suggestions on the reference manual.&lt;/P&gt;&lt;P&gt;The clock source for I2C is through the system PLL by an external crystal.&lt;/P&gt;&lt;P&gt;May we know if any effects based on the above clock setting?&lt;/P&gt;&lt;P&gt;Ex. Does the higher clock setting affect the MCU life expectance or MCU malfunction?&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="yihe_zuo_0-1629965010899.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/154186iDC619996B27CF46F/image-size/medium?v=v2&amp;amp;px=400" role="button" title="yihe_zuo_0-1629965010899.png" alt="yihe_zuo_0-1629965010899.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="yihe_zuo_1-1629965018872.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/154187i95A10B517DAED47D/image-size/medium?v=v2&amp;amp;px=400" role="button" title="yihe_zuo_1-1629965018872.png" alt="yihe_zuo_1-1629965018872.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;looking for the professional answer urgently.&lt;/P&gt;&lt;P&gt;Thanks a lot!&lt;/P&gt;</description>
      <pubDate>Thu, 26 Aug 2021 08:07:02 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/LPI2C-clock-source-setting-with-74Mhz-any-issues/m-p/1330151#M11839</guid>
      <dc:creator>yihe_zuo</dc:creator>
      <dc:date>2021-08-26T08:07:02Z</dc:date>
    </item>
    <item>
      <title>Re: LPI2C clock source setting with 74Mhz, any issues?</title>
      <link>https://community.nxp.com/t5/S32K/LPI2C-clock-source-setting-with-74Mhz-any-issues/m-p/1330319#M11845</link>
      <description>&lt;P&gt;Hello &lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/102255"&gt;@yihe_zuo&lt;/a&gt;,&lt;/P&gt;
&lt;P&gt;You can select SPLLDIV2_CLK but the max frequency must be equal or less than the BUS_CLK frequency.&lt;/P&gt;
&lt;P&gt;&lt;STRONG&gt;S32K1xx RM, rev.13&lt;/STRONG&gt;&lt;/P&gt;
&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="danielmartynek_0-1629976163653.png" style="width: 645px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/154218i08CC42912F321EB0/image-dimensions/645x411?v=v2" width="645" height="411" role="button" title="danielmartynek_0-1629976163653.png" alt="danielmartynek_0-1629976163653.png" /&gt;&lt;/span&gt;&lt;/P&gt;
&lt;P&gt;&lt;STRONG&gt;S32K1xx DS rev.13&lt;/STRONG&gt;&lt;/P&gt;
&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="danielmartynek_1-1629976370050.png" style="width: 616px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/154219iA25C32D37CD35ED9/image-dimensions/616x659?v=v2" width="616" height="659" role="button" title="danielmartynek_1-1629976370050.png" alt="danielmartynek_1-1629976370050.png" /&gt;&lt;/span&gt;&lt;/P&gt;
&lt;P&gt;74MHz therefore can't be used.&lt;/P&gt;
&lt;P&gt;Please follow the specification.&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Thank you,&lt;/P&gt;
&lt;P&gt;BR, Daniel&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Thu, 26 Aug 2021 11:15:07 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/LPI2C-clock-source-setting-with-74Mhz-any-issues/m-p/1330319#M11845</guid>
      <dc:creator>danielmartynek</dc:creator>
      <dc:date>2021-08-26T11:15:07Z</dc:date>
    </item>
  </channel>
</rss>

