<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>S32KのトピックRe: S32K1XX LPSPI  Host req</title>
    <link>https://community.nxp.com/t5/S32K/S32K1XX-LPSPI-Host-req/m-p/1315202#M11460</link>
    <description>&lt;P&gt;Hello Yuegao,&lt;/P&gt;
&lt;P&gt;The trigger option is described in the Chapter 19 – Trigger MUX Control. For the LPSPI0 it is out92 - TRGMUX_LPSPI0 – on Figure 19-3, page 422 of S32K1XX_RM:&lt;/P&gt;
&lt;P&gt;&lt;A href="https://www.nxp.com/webapp/Download?colCode=S32K1XXRM" target="_blank"&gt;https://www.nxp.com/webapp/Download?colCode=S32K1XXRM&lt;/A&gt;&lt;/P&gt;
&lt;P&gt;So the trigger is the output signal from Trigger MUX.&lt;/P&gt;
&lt;P&gt;I hope it will help you in your study.&lt;/P&gt;
&lt;P&gt;Best Regards,&lt;/P&gt;
&lt;P&gt;Stano.&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
    <pubDate>Thu, 29 Jul 2021 10:23:36 GMT</pubDate>
    <dc:creator>StanoA</dc:creator>
    <dc:date>2021-07-29T10:23:36Z</dc:date>
    <item>
      <title>S32K1XX LPSPI  Host req</title>
      <link>https://community.nxp.com/t5/S32K/S32K1XX-LPSPI-Host-req/m-p/1315135#M11458</link>
      <description>&lt;P&gt;&amp;nbsp;in the ref manual it says that host request source could be configured as HREQ pin or trigger source though register CFGR0[HRSEL].&amp;nbsp; But i am not clear about the trigger itself. what kind of trigger it is. is it a pin signal ?&lt;/P&gt;</description>
      <pubDate>Thu, 29 Jul 2021 08:43:55 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/S32K1XX-LPSPI-Host-req/m-p/1315135#M11458</guid>
      <dc:creator>yuegao1996</dc:creator>
      <dc:date>2021-07-29T08:43:55Z</dc:date>
    </item>
    <item>
      <title>Re: S32K1XX LPSPI  Host req</title>
      <link>https://community.nxp.com/t5/S32K/S32K1XX-LPSPI-Host-req/m-p/1315202#M11460</link>
      <description>&lt;P&gt;Hello Yuegao,&lt;/P&gt;
&lt;P&gt;The trigger option is described in the Chapter 19 – Trigger MUX Control. For the LPSPI0 it is out92 - TRGMUX_LPSPI0 – on Figure 19-3, page 422 of S32K1XX_RM:&lt;/P&gt;
&lt;P&gt;&lt;A href="https://www.nxp.com/webapp/Download?colCode=S32K1XXRM" target="_blank"&gt;https://www.nxp.com/webapp/Download?colCode=S32K1XXRM&lt;/A&gt;&lt;/P&gt;
&lt;P&gt;So the trigger is the output signal from Trigger MUX.&lt;/P&gt;
&lt;P&gt;I hope it will help you in your study.&lt;/P&gt;
&lt;P&gt;Best Regards,&lt;/P&gt;
&lt;P&gt;Stano.&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Thu, 29 Jul 2021 10:23:36 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/S32K1XX-LPSPI-Host-req/m-p/1315202#M11460</guid>
      <dc:creator>StanoA</dc:creator>
      <dc:date>2021-07-29T10:23:36Z</dc:date>
    </item>
  </channel>
</rss>

