topic eDMA & LPSPI in S32K

eDMA & LPSPI

panda_fei — Wed, 26 Jul 2017 07:23:13 GMT

How to configure eDMA and LPSPI to enable LPSPI to transmit and receive data over the eDMA?

Can you give us some examples?

THX

Re: eDMA & LPSPI

razva_tilimpea — Wed, 26 Jul 2017 12:03:22 GMT

Hi,

Please check this thread: https://community.nxp.com/message/926395?commentID=926395#comment-926395.

Best regards,

Razvan

Re: eDMA & LPSPI

panda_fei — Thu, 27 Jul 2017 00:51:20 GMT

Unauthorized

This place or content does not exist or access to it is restricted. If you think this is a mistake, please contact your administrator or the person who directed you here.

Re: eDMA & LPSPI

panda_fei — Thu, 27 Jul 2017 05:26:30 GMT

can not open the web

Re: eDMA & LPSPI

razva_tilimpea — Thu, 27 Jul 2017 09:19:42 GMT

Hi,

That delay is caused by the high clock frequency used in your application. This behavior is expected because the IRQ handlers doesn't have enough time to re-fill the buffers.

You can easily convert your example to work with DMA:

1. In DMA component add 2 channels. Let's say that we use channel 0 and channel 1

2. Configure the LPSPI component to work with channels 0 an 1.

3. Configure DMA in your application:

EDMA_DRV_Init(&dmaController1_State, &dmaController1_InitConfig0, edmaChnStateArray, edmaChnConfigArray, EDMA_CONFIGURED_CHANNELS_COUNT);

If you have problems on receiving side for master device please set SAMPLE bit from CFGR1. This issue will be fixed on our next release.

Best regards,

Razvan

Re: eDMA & LPSPI

panda_fei — Mon, 31 Jul 2017 03:48:12 GMT

thx