<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: S32G2 - DDR4 Pin swapping in S32G</title>
    <link>https://community.nxp.com/t5/S32G/S32G2-DDR4-Pin-swapping/m-p/1455519#M790</link>
    <description>&lt;P&gt;Hi&amp;nbsp;&lt;SPAN&gt;Sangrae,&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&lt;SPAN&gt;I understood from the Disty engineer that this has been resolved.&amp;nbsp; If not, please update this ticket.&amp;nbsp; Thanks.&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;&lt;SPAN&gt;Regards,&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&lt;SPAN&gt;Marcus&lt;/SPAN&gt;&lt;/P&gt;</description>
    <pubDate>Tue, 10 May 2022 08:33:47 GMT</pubDate>
    <dc:creator>marcuslim</dc:creator>
    <dc:date>2022-05-10T08:33:47Z</dc:date>
    <item>
      <title>S32G2 - DDR4 Pin swapping</title>
      <link>https://community.nxp.com/t5/S32G/S32G2-DDR4-Pin-swapping/m-p/1442951#M713</link>
      <description>&lt;P&gt;Hi I would like to doublecheck DDR4 pin swapping on S32G2&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;From S32G2HDG: S32G2 Hardware Design Guideline document,&lt;/P&gt;&lt;P&gt;I can see pin swapping allowed between Bytes if there are in the same channel.&lt;/P&gt;&lt;P&gt;But, it doesn't say other what channel the other bites are in&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="sangrael_0-1649805450252.png" style="width: 523px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/176682iB2667AB9D5ECFC84/image-dimensions/523x260?v=v2" width="523" height="260" role="button" title="sangrael_0-1649805450252.png" alt="sangrael_0-1649805450252.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;The channel is in this order? and for the other byte line there are also in numerical order?&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="sangrael_1-1649805780670.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/176683iB768C14823313A72/image-size/medium?v=v2&amp;amp;px=400" role="button" title="sangrael_1-1649805780670.png" alt="sangrael_1-1649805780670.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;Sangrae&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Tue, 12 Apr 2022 23:23:42 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32G/S32G2-DDR4-Pin-swapping/m-p/1442951#M713</guid>
      <dc:creator>sangrael</dc:creator>
      <dc:date>2022-04-12T23:23:42Z</dc:date>
    </item>
    <item>
      <title>Re: S32G2 - DDR4 Pin swapping</title>
      <link>https://community.nxp.com/t5/S32G/S32G2-DDR4-Pin-swapping/m-p/1455519#M790</link>
      <description>&lt;P&gt;Hi&amp;nbsp;&lt;SPAN&gt;Sangrae,&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&lt;SPAN&gt;I understood from the Disty engineer that this has been resolved.&amp;nbsp; If not, please update this ticket.&amp;nbsp; Thanks.&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;&lt;SPAN&gt;Regards,&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&lt;SPAN&gt;Marcus&lt;/SPAN&gt;&lt;/P&gt;</description>
      <pubDate>Tue, 10 May 2022 08:33:47 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32G/S32G2-DDR4-Pin-swapping/m-p/1455519#M790</guid>
      <dc:creator>marcuslim</dc:creator>
      <dc:date>2022-05-10T08:33:47Z</dc:date>
    </item>
  </channel>
</rss>

