<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: in S32G2, DRAM reserved method to prevent DRAM initialisation from soft-reset in S32G</title>
    <link>https://community.nxp.com/t5/S32G/in-S32G2-DRAM-reserved-method-to-prevent-DRAM-initialisation/m-p/1806217#M5922</link>
    <description>&lt;P&gt;Hello,&lt;/P&gt;&lt;P&gt;Thank you for your response.&lt;/P&gt;&lt;P&gt;I understand that retention is about maintaining DRAM data even when the power is off.&lt;/P&gt;&lt;P&gt;Is there a way to prevent certain areas of DRAM data from being cleared when the SoC is simply reset&lt;/P&gt;&lt;P&gt;(either from a reset in U-boot or a reboot command in the kernel)?&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Thanks!&lt;/P&gt;</description>
    <pubDate>Wed, 14 Feb 2024 01:47:39 GMT</pubDate>
    <dc:creator>starface42</dc:creator>
    <dc:date>2024-02-14T01:47:39Z</dc:date>
    <item>
      <title>in S32G2, DRAM reserved method to prevent DRAM initialisation from soft-reset</title>
      <link>https://community.nxp.com/t5/S32G/in-S32G2-DRAM-reserved-method-to-prevent-DRAM-initialisation/m-p/1805655#M5916</link>
      <description>&lt;P&gt;Hello,&lt;/P&gt;&lt;P&gt;I am inquiring about the DRAM reserved area for the S32G2.&lt;/P&gt;&lt;P&gt;I plan to use ramoops to store DRAM data on the eMMC.&lt;/P&gt;&lt;P&gt;However, the DRAM data gets reset when the device reboots due to a reset, causing the data to be lost. To address this issue, I added reserved-memory to the FDT to preserve the DRAM data across resets. Despite this, the DRAM values still get reset upon rebooting.&lt;/P&gt;&lt;P&gt;I would appreciate any suggestions or solutions you might have for this problem.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;I am wondering if adding `mmap_region_t` in `plat/nxp/s32/s32_bl2_el3.c` would allow for the preservation of the DRAM area.&lt;/P&gt;&lt;P&gt;I have added a new area, but setting only the MT_RW attribute did not enable writing.&lt;/P&gt;&lt;P&gt;Furthermore, the values written by the kernel are still being erased due to DRAM initialization after a soft-reset.&lt;/P&gt;&lt;P&gt;Could you advise on how to correctly configure the DRAM area to prevent data loss after a soft-reset? Specifically, are there additional attributes or configurations required beyond MT_RW to ensure the DRAM area is both writable and persistent across warm-resets(soft reset)?&lt;/P&gt;</description>
      <pubDate>Tue, 13 Feb 2024 07:02:08 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32G/in-S32G2-DRAM-reserved-method-to-prevent-DRAM-initialisation/m-p/1805655#M5916</guid>
      <dc:creator>starface42</dc:creator>
      <dc:date>2024-02-13T07:02:08Z</dc:date>
    </item>
    <item>
      <title>Re: in S32G2, DRAM reserved method to prevent DRAM initialisation from soft-reset</title>
      <link>https://community.nxp.com/t5/S32G/in-S32G2-DRAM-reserved-method-to-prevent-DRAM-initialisation/m-p/1805907#M5918</link>
      <description>&lt;P&gt;Hi,&lt;/P&gt;
&lt;P&gt;On regards of DRAM retention, the following information is provided under the S32G2 RM [Page 1566, S32G2 Reference Manual, Rev. 7, February 2023]:&lt;/P&gt;
&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="DanielAguirre_0-1707836723891.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/262965i8BDDC8DF0AE84884/image-size/medium?v=v2&amp;amp;px=400" role="button" title="DanielAguirre_0-1707836723891.png" alt="DanielAguirre_0-1707836723891.png" /&gt;&lt;/span&gt;&lt;/P&gt;
&lt;P&gt;Don't know if it helps.&lt;/P&gt;
&lt;P&gt;Please, let us know.&lt;/P&gt;</description>
      <pubDate>Tue, 13 Feb 2024 15:06:23 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32G/in-S32G2-DRAM-reserved-method-to-prevent-DRAM-initialisation/m-p/1805907#M5918</guid>
      <dc:creator>Daniel-Aguirre</dc:creator>
      <dc:date>2024-02-13T15:06:23Z</dc:date>
    </item>
    <item>
      <title>Re: in S32G2, DRAM reserved method to prevent DRAM initialisation from soft-reset</title>
      <link>https://community.nxp.com/t5/S32G/in-S32G2-DRAM-reserved-method-to-prevent-DRAM-initialisation/m-p/1806217#M5922</link>
      <description>&lt;P&gt;Hello,&lt;/P&gt;&lt;P&gt;Thank you for your response.&lt;/P&gt;&lt;P&gt;I understand that retention is about maintaining DRAM data even when the power is off.&lt;/P&gt;&lt;P&gt;Is there a way to prevent certain areas of DRAM data from being cleared when the SoC is simply reset&lt;/P&gt;&lt;P&gt;(either from a reset in U-boot or a reboot command in the kernel)?&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Thanks!&lt;/P&gt;</description>
      <pubDate>Wed, 14 Feb 2024 01:47:39 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32G/in-S32G2-DRAM-reserved-method-to-prevent-DRAM-initialisation/m-p/1806217#M5922</guid>
      <dc:creator>starface42</dc:creator>
      <dc:date>2024-02-14T01:47:39Z</dc:date>
    </item>
    <item>
      <title>Re: in S32G2, DRAM reserved method to prevent DRAM initialisation from soft-reset</title>
      <link>https://community.nxp.com/t5/S32G/in-S32G2-DRAM-reserved-method-to-prevent-DRAM-initialisation/m-p/1806589#M5926</link>
      <description>&lt;P&gt;Hi,&lt;/P&gt;
&lt;P&gt;Thanks for your feedback. The following is told under the S32G2 RM:&lt;/P&gt;
&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="DanielAguirre_0-1707920220782.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/263143iEE7967404BA2B3C2/image-size/medium?v=v2&amp;amp;px=400" role="button" title="DanielAguirre_0-1707920220782.png" alt="DanielAguirre_0-1707920220782.png" /&gt;&lt;/span&gt;&lt;/P&gt;
&lt;P&gt;For which, the steps provided before, should enable the retention either under the standby power state or a functional reset.&lt;/P&gt;
&lt;P&gt;As for specific areas, we are not seeing anything on this regard. We understand that all the DRAM values are being retained under this mode.&lt;/P&gt;
&lt;P&gt;Please, let us know.&lt;/P&gt;</description>
      <pubDate>Wed, 14 Feb 2024 14:19:34 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32G/in-S32G2-DRAM-reserved-method-to-prevent-DRAM-initialisation/m-p/1806589#M5926</guid>
      <dc:creator>Daniel-Aguirre</dc:creator>
      <dc:date>2024-02-14T14:19:34Z</dc:date>
    </item>
    <item>
      <title>Re: in S32G2, DRAM reserved method to prevent DRAM initialisation from soft-reset</title>
      <link>https://community.nxp.com/t5/S32G/in-S32G2-DRAM-reserved-method-to-prevent-DRAM-initialisation/m-p/1822981#M6181</link>
      <description>&lt;P&gt;Sorry for getting back to you late. I’ve taken a look at what you suggested, and it seems like it doesn’t quite fit with what we need.&lt;/P&gt;&lt;P&gt;We’re planning to go with having the M7 core reset the A53 core, so we can avoid a direct reset of the DRAM. Haven’t started implementing it on the M7 core yet, though.&lt;/P&gt;&lt;P&gt;Thanks a bunch for your help.&lt;/P&gt;</description>
      <pubDate>Thu, 07 Mar 2024 05:49:48 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32G/in-S32G2-DRAM-reserved-method-to-prevent-DRAM-initialisation/m-p/1822981#M6181</guid>
      <dc:creator>starface42</dc:creator>
      <dc:date>2024-03-07T05:49:48Z</dc:date>
    </item>
  </channel>
</rss>

