<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: How to get S32G2 A53 core clock? in S32G</title>
    <link>https://community.nxp.com/t5/S32G/How-to-get-S32G2-A53-core-clock/m-p/1784578#M5634</link>
    <description>&lt;P&gt;Hi,&lt;/P&gt;
&lt;P&gt;Which BSP version are you using? Under BSP38.0 we see the following information on regards of core clock frequency [Page 123, BSP38.0 User Manual for S32G2 Platforms]:&lt;/P&gt;
&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="DanielAguirre_0-1704736396505.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/257104i2300C920649A2D0B/image-size/medium?v=v2&amp;amp;px=400" role="button" title="DanielAguirre_0-1704736396505.png" alt="DanielAguirre_0-1704736396505.png" /&gt;&lt;span class="lia-inline-image-caption" onclick="event.preventDefault();"&gt;DanielAguirre_0-1704736396505.png&lt;/span&gt;&lt;/span&gt;&lt;/P&gt;
&lt;P&gt;Please, let us know.&lt;/P&gt;</description>
    <pubDate>Mon, 08 Jan 2024 17:53:38 GMT</pubDate>
    <dc:creator>Daniel-Aguirre</dc:creator>
    <dc:date>2024-01-08T17:53:38Z</dc:date>
    <item>
      <title>How to get S32G2 A53 core clock?</title>
      <link>https://community.nxp.com/t5/S32G/How-to-get-S32G2-A53-core-clock/m-p/1784107#M5629</link>
      <description>&lt;P&gt;Hello,&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;I am currently using the S32G2 A53 core.&lt;/P&gt;&lt;P&gt;I attempted to obtain the core clock by enabling CPU_FREQ in the Kernel config and using cpufrequtils, but it appears to be unsupported.&lt;/P&gt;&lt;P&gt;Can I verify if the core clock is currently set to 1GHz through the CPU registers?&lt;/P&gt;&lt;P&gt;As shown in the figure below, I tried to check by reading the MC_CGM_1 registers, but I am uncertain if these registers provide that information.&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="starface42_0-1704694868261.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/256986i44FBCDC44FF99D8D/image-size/medium?v=v2&amp;amp;px=400" role="button" title="starface42_0-1704694868261.png" alt="starface42_0-1704694868261.png" /&gt;&lt;span class="lia-inline-image-caption" onclick="event.preventDefault();"&gt;starface42_0-1704694868261.png&lt;/span&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;```&lt;/P&gt;&lt;P&gt;# lscpu&lt;BR /&gt;Architecture: aarch64&lt;BR /&gt;CPU op-mode(s): 32-bit, 64-bit&lt;BR /&gt;Byte Order: Little Endian&lt;BR /&gt;CPU(s): 4&lt;BR /&gt;On-line CPU(s) list: 0-3&lt;BR /&gt;Thread(s) per core: 1&lt;BR /&gt;Core(s) per socket: 2&lt;BR /&gt;Socket(s): 2&lt;BR /&gt;Vendor ID: ARM&lt;BR /&gt;Model: 4&lt;BR /&gt;Model name: Cortex-A53&lt;BR /&gt;Stepping: r0p4&lt;BR /&gt;BogoMIPS: 10.00&lt;BR /&gt;Vulnerability Itlb multihit: Not affected&lt;BR /&gt;Vulnerability L1tf: Not affected&lt;BR /&gt;Vulnerability Mds: Not affected&lt;BR /&gt;Vulnerability Meltdown: Not affected&lt;BR /&gt;Vulnerability Spec store bypass: Not affected&lt;BR /&gt;Vulnerability Spectre v1: Mitigation; __user pointer sanitization&lt;BR /&gt;Vulnerability Spectre v2: Not affected&lt;BR /&gt;Vulnerability Srbds: Not affected&lt;BR /&gt;Vulnerability Tsx async abort: Not affected&lt;BR /&gt;Flags: fp asimd evtstrm aes pmull sha1 sha2 crc32 cpuid&lt;/P&gt;&lt;P&gt;```&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;```&lt;/P&gt;&lt;P&gt;# cpufreq-info&lt;BR /&gt;cpufrequtils 008: cpufreq-info (C) Dominik Brodowski 2004-2009&lt;BR /&gt;Report errors and bugs to cpufreq@vger.kernel.org, please.&lt;BR /&gt;analyzing CPU 0:&lt;BR /&gt;no or unknown cpufreq driver is active on this CPU&lt;BR /&gt;analyzing CPU 1:&lt;BR /&gt;no or unknown cpufreq driver is active on this CPU&lt;BR /&gt;analyzing CPU 2:&lt;BR /&gt;no or unknown cpufreq driver is active on this CPU&lt;BR /&gt;analyzing CPU 3:&lt;BR /&gt;no or unknown cpufreq driver is active on this CPU&lt;/P&gt;&lt;P&gt;```&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Mon, 08 Jan 2024 06:22:03 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32G/How-to-get-S32G2-A53-core-clock/m-p/1784107#M5629</guid>
      <dc:creator>starface42</dc:creator>
      <dc:date>2024-01-08T06:22:03Z</dc:date>
    </item>
    <item>
      <title>Re: How to get S32G2 A53 core clock?</title>
      <link>https://community.nxp.com/t5/S32G/How-to-get-S32G2-A53-core-clock/m-p/1784578#M5634</link>
      <description>&lt;P&gt;Hi,&lt;/P&gt;
&lt;P&gt;Which BSP version are you using? Under BSP38.0 we see the following information on regards of core clock frequency [Page 123, BSP38.0 User Manual for S32G2 Platforms]:&lt;/P&gt;
&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="DanielAguirre_0-1704736396505.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/257104i2300C920649A2D0B/image-size/medium?v=v2&amp;amp;px=400" role="button" title="DanielAguirre_0-1704736396505.png" alt="DanielAguirre_0-1704736396505.png" /&gt;&lt;span class="lia-inline-image-caption" onclick="event.preventDefault();"&gt;DanielAguirre_0-1704736396505.png&lt;/span&gt;&lt;/span&gt;&lt;/P&gt;
&lt;P&gt;Please, let us know.&lt;/P&gt;</description>
      <pubDate>Mon, 08 Jan 2024 17:53:38 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32G/How-to-get-S32G2-A53-core-clock/m-p/1784578#M5634</guid>
      <dc:creator>Daniel-Aguirre</dc:creator>
      <dc:date>2024-01-08T17:53:38Z</dc:date>
    </item>
    <item>
      <title>Re: How to get S32G2 A53 core clock?</title>
      <link>https://community.nxp.com/t5/S32G/How-to-get-S32G2-A53-core-clock/m-p/1784706#M5637</link>
      <description>&lt;P&gt;&lt;SPAN&gt;Hello, &lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;Thank you for your message. &lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;I am using BSP34.0.1. I have checked the values through the manual page you provided.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;```&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;cat /sys/kernel/debug/clk/a53/clk_rate&lt;BR /&gt;1000000000&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;```&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;Thank you for your assistance.&lt;/SPAN&gt;&lt;/P&gt;</description>
      <pubDate>Tue, 09 Jan 2024 01:12:23 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32G/How-to-get-S32G2-A53-core-clock/m-p/1784706#M5637</guid>
      <dc:creator>starface42</dc:creator>
      <dc:date>2024-01-09T01:12:23Z</dc:date>
    </item>
  </channel>
</rss>

