<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: How to make both smooth running under boot ? in S32G</title>
    <link>https://community.nxp.com/t5/S32G/How-to-make-both-smooth-running-under-boot/m-p/1681193#M3997</link>
    <description>&lt;P&gt;Hi Eric Li&lt;/P&gt;
&lt;P&gt;Please refer Chapter 36 System RAM Controller (SRAMC) from reference manual.you can see latency and address range for core0.&lt;/P&gt;
&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="Screenshot from 2023-07-04 15-28-03.png" style="width: 999px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/230702iF086B4AD01F6348B/image-size/large?v=v2&amp;amp;px=999" role="button" title="Screenshot from 2023-07-04 15-28-03.png" alt="Screenshot from 2023-07-04 15-28-03.png" /&gt;&lt;span class="lia-inline-image-caption" onclick="event.preventDefault();"&gt;Screenshot from 2023-07-04 15-28-03.png&lt;/span&gt;&lt;/span&gt;&lt;/P&gt;
&lt;P&gt;Regards ,&lt;/P&gt;
&lt;P&gt;Tushar&lt;/P&gt;</description>
    <pubDate>Tue, 04 Jul 2023 10:06:10 GMT</pubDate>
    <dc:creator>nxf92355</dc:creator>
    <dc:date>2023-07-04T10:06:10Z</dc:date>
    <item>
      <title>How to make both smooth running under boot ?</title>
      <link>https://community.nxp.com/t5/S32G/How-to-make-both-smooth-running-under-boot/m-p/1674766#M3813</link>
      <description>&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;I could make llce run by loading 0x34000000, and individually I could make ipcf run by loading address 0x34100000, so my question is how to make both simultaneously run &amp;nbsp;under boot starm7 command? &amp;nbsp;Because llce binary file above 5M size.&lt;/P&gt;&lt;P&gt;Thanks&lt;/P&gt;</description>
      <pubDate>Fri, 23 Jun 2023 05:30:07 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32G/How-to-make-both-smooth-running-under-boot/m-p/1674766#M3813</guid>
      <dc:creator>fengxianeric</dc:creator>
      <dc:date>2023-06-23T05:30:07Z</dc:date>
    </item>
    <item>
      <title>Re: How to make both smooth running under boot ?</title>
      <link>https://community.nxp.com/t5/S32G/How-to-make-both-smooth-running-under-boot/m-p/1676672#M3854</link>
      <description>&lt;P&gt;Hi Eric Li&lt;/P&gt;
&lt;P&gt;Hope you are doing well&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Your image size is above 5 mb, did you edit sample app , right?&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Regards ,&lt;/P&gt;
&lt;P&gt;Tushar&lt;/P&gt;</description>
      <pubDate>Tue, 27 Jun 2023 06:29:15 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32G/How-to-make-both-smooth-running-under-boot/m-p/1676672#M3854</guid>
      <dc:creator>nxf92355</dc:creator>
      <dc:date>2023-06-27T06:29:15Z</dc:date>
    </item>
    <item>
      <title>Re: How to make both smooth running under boot ?</title>
      <link>https://community.nxp.com/t5/S32G/How-to-make-both-smooth-running-under-boot/m-p/1676726#M3855</link>
      <description>THanks&lt;BR /&gt;Yes I need to integrate llce code into ipcf sample.&lt;BR /&gt;Thanks</description>
      <pubDate>Tue, 27 Jun 2023 07:07:07 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32G/How-to-make-both-smooth-running-under-boot/m-p/1676726#M3855</guid>
      <dc:creator>fengxianeric</dc:creator>
      <dc:date>2023-06-27T07:07:07Z</dc:date>
    </item>
    <item>
      <title>Re: How to make both smooth running under boot ?</title>
      <link>https://community.nxp.com/t5/S32G/How-to-make-both-smooth-running-under-boot/m-p/1676737#M3856</link>
      <description>Also, I tried modifying linker, it seems that init_ram address + image size &amp;gt; reset handler address, which made startm7 failed.&lt;BR /&gt;How to correct this issue ?&lt;BR /&gt;THanks&lt;BR /&gt;</description>
      <pubDate>Tue, 27 Jun 2023 07:13:03 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32G/How-to-make-both-smooth-running-under-boot/m-p/1676737#M3856</guid>
      <dc:creator>fengxianeric</dc:creator>
      <dc:date>2023-06-27T07:13:03Z</dc:date>
    </item>
    <item>
      <title>Re: How to make both smooth running under boot ?</title>
      <link>https://community.nxp.com/t5/S32G/How-to-make-both-smooth-running-under-boot/m-p/1681193#M3997</link>
      <description>&lt;P&gt;Hi Eric Li&lt;/P&gt;
&lt;P&gt;Please refer Chapter 36 System RAM Controller (SRAMC) from reference manual.you can see latency and address range for core0.&lt;/P&gt;
&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="Screenshot from 2023-07-04 15-28-03.png" style="width: 999px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/230702iF086B4AD01F6348B/image-size/large?v=v2&amp;amp;px=999" role="button" title="Screenshot from 2023-07-04 15-28-03.png" alt="Screenshot from 2023-07-04 15-28-03.png" /&gt;&lt;span class="lia-inline-image-caption" onclick="event.preventDefault();"&gt;Screenshot from 2023-07-04 15-28-03.png&lt;/span&gt;&lt;/span&gt;&lt;/P&gt;
&lt;P&gt;Regards ,&lt;/P&gt;
&lt;P&gt;Tushar&lt;/P&gt;</description>
      <pubDate>Tue, 04 Jul 2023 10:06:10 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32G/How-to-make-both-smooth-running-under-boot/m-p/1681193#M3997</guid>
      <dc:creator>nxf92355</dc:creator>
      <dc:date>2023-07-04T10:06:10Z</dc:date>
    </item>
  </channel>
</rss>

