<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: S32G399 DMA Transfer Time Question in S32G</title>
    <link>https://community.nxp.com/t5/S32G/S32G399-DMA-Transfer-Time-Question/m-p/1649008#M3168</link>
    <description>Hi, Daniel,&lt;BR /&gt;Does NXP have any suggestion about how to reduce the image loading time.&lt;BR /&gt;If our product loads 20MB image from Nor to SRAM, it will spend about 28ms*5=140ms which is unacceptable.</description>
    <pubDate>Fri, 12 May 2023 00:56:07 GMT</pubDate>
    <dc:creator>Siyan</dc:creator>
    <dc:date>2023-05-12T00:56:07Z</dc:date>
    <item>
      <title>S32G399 DMA Transfer Time Question</title>
      <link>https://community.nxp.com/t5/S32G/S32G399-DMA-Transfer-Time-Question/m-p/1648505#M3163</link>
      <description>&lt;P&gt;Hi, NXP,&lt;/P&gt;&lt;P&gt;I use DMA transfer data form NorFlash to SRAM for image loading.&lt;/P&gt;&lt;P&gt;Confused about the time it spending on data transfer.&lt;/P&gt;&lt;P&gt;Transfer total 4MB data from Nor to SRAM:&lt;/P&gt;&lt;P&gt;1.Use eDMA_0 only, it spends 28ms&lt;/P&gt;&lt;P&gt;2.Use eDMA_0 to transfer 2MB and eDMA_1 to transfer remain 2MB at the same time, it spends 50ms&lt;/P&gt;&lt;P&gt;Why is the time increasing instead of decreasing?&lt;/P&gt;</description>
      <pubDate>Thu, 11 May 2023 08:50:12 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32G/S32G399-DMA-Transfer-Time-Question/m-p/1648505#M3163</guid>
      <dc:creator>Siyan</dc:creator>
      <dc:date>2023-05-11T08:50:12Z</dc:date>
    </item>
    <item>
      <title>Re: S32G399 DMA Transfer Time Question</title>
      <link>https://community.nxp.com/t5/S32G/S32G399-DMA-Transfer-Time-Question/m-p/1648919#M3167</link>
      <description>&lt;P&gt;Hi,&lt;/P&gt;
&lt;P&gt;For S32G, it seems that the AHB interface is the limiting factor for eDMA under QSPI data transfers.&lt;/P&gt;
&lt;P&gt;Please, let us know.&lt;/P&gt;</description>
      <pubDate>Thu, 11 May 2023 18:36:06 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32G/S32G399-DMA-Transfer-Time-Question/m-p/1648919#M3167</guid>
      <dc:creator>Daniel-Aguirre</dc:creator>
      <dc:date>2023-05-11T18:36:06Z</dc:date>
    </item>
    <item>
      <title>Re: S32G399 DMA Transfer Time Question</title>
      <link>https://community.nxp.com/t5/S32G/S32G399-DMA-Transfer-Time-Question/m-p/1649008#M3168</link>
      <description>Hi, Daniel,&lt;BR /&gt;Does NXP have any suggestion about how to reduce the image loading time.&lt;BR /&gt;If our product loads 20MB image from Nor to SRAM, it will spend about 28ms*5=140ms which is unacceptable.</description>
      <pubDate>Fri, 12 May 2023 00:56:07 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32G/S32G399-DMA-Transfer-Time-Question/m-p/1649008#M3168</guid>
      <dc:creator>Siyan</dc:creator>
      <dc:date>2023-05-12T00:56:07Z</dc:date>
    </item>
    <item>
      <title>Re: S32G399 DMA Transfer Time Question</title>
      <link>https://community.nxp.com/t5/S32G/S32G399-DMA-Transfer-Time-Question/m-p/1649562#M3181</link>
      <description>&lt;P&gt;Hi,&lt;/P&gt;
&lt;P&gt;Thanks for your feedback.&lt;/P&gt;
&lt;P&gt;At what frequency do you have configured the QSPI interface for booting?&lt;/P&gt;
&lt;P&gt;Please, let us know.&lt;/P&gt;</description>
      <pubDate>Fri, 12 May 2023 15:36:12 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32G/S32G399-DMA-Transfer-Time-Question/m-p/1649562#M3181</guid>
      <dc:creator>Daniel-Aguirre</dc:creator>
      <dc:date>2023-05-12T15:36:12Z</dc:date>
    </item>
  </channel>
</rss>

