<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic GMAC0 and PFE in SGMII Mode in S32G</title>
    <link>https://community.nxp.com/t5/S32G/GMAC0-and-PFE-in-SGMII-Mode/m-p/1591082#M2121</link>
    <description>&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;Can PFE and GMAC0 be used simultaneously used form communication in SGMII mode in S32G274A?&lt;/P&gt;&lt;P&gt;As GMAC and PFE MAC share some pins, e.g TXD_O[0..3] share PE04..07 and RXD_I[0..3] share PE10..13 as mentioned in S32G-VNP-RDB2 RM.Picture&amp;nbsp; attached for reference.&lt;/P&gt;</description>
    <pubDate>Wed, 01 Feb 2023 09:25:26 GMT</pubDate>
    <dc:creator>abhi47</dc:creator>
    <dc:date>2023-02-01T09:25:26Z</dc:date>
    <item>
      <title>GMAC0 and PFE in SGMII Mode</title>
      <link>https://community.nxp.com/t5/S32G/GMAC0-and-PFE-in-SGMII-Mode/m-p/1591082#M2121</link>
      <description>&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;Can PFE and GMAC0 be used simultaneously used form communication in SGMII mode in S32G274A?&lt;/P&gt;&lt;P&gt;As GMAC and PFE MAC share some pins, e.g TXD_O[0..3] share PE04..07 and RXD_I[0..3] share PE10..13 as mentioned in S32G-VNP-RDB2 RM.Picture&amp;nbsp; attached for reference.&lt;/P&gt;</description>
      <pubDate>Wed, 01 Feb 2023 09:25:26 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32G/GMAC0-and-PFE-in-SGMII-Mode/m-p/1591082#M2121</guid>
      <dc:creator>abhi47</dc:creator>
      <dc:date>2023-02-01T09:25:26Z</dc:date>
    </item>
    <item>
      <title>Re: GMAC0 and PFE in SGMII Mode</title>
      <link>https://community.nxp.com/t5/S32G/GMAC0-and-PFE-in-SGMII-Mode/m-p/1591539#M2130</link>
      <description>&lt;P&gt;Hi,&lt;/P&gt;
&lt;P&gt;As if S32G274a is capable of using both interfaces at the same time, it should be. On Tables 396 and 397 [Page 2444-2445, S32G2 Reference Manual, Rev. 6, 11/2022] the different modes for the internal SerDes are explained.&lt;/P&gt;
&lt;P&gt;As a quick example, configuring SerDes_0 as Mode 3 will result on having both GMAC0 and PFE_MAC2 configured as SGMII. The pinmux is explained in the S32G2_IOMUX.xlsx provided in the S32G2 RM, within the "Misc With Pin Controls" sheet, for this specific example.&lt;/P&gt;
&lt;P&gt;As for if RDB2 can handle both communication, there is a "S32G-VNP-RDB2 Ethernet Enablement Guide" available on the S32G-VNP-RDB2 product page (link: &lt;A href="https://www.nxp.com/design/designs/s32g2-vehicle-networking-reference-design:S32G-VNP-RDB2" target="_blank"&gt;S32G2 Vehicle Networking Reference Design | NXP Semiconductors&lt;/A&gt;), should be of use on the application you want to replicate.&lt;/P&gt;
&lt;P&gt;Please, let us know.&lt;/P&gt;</description>
      <pubDate>Wed, 01 Feb 2023 19:04:24 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32G/GMAC0-and-PFE-in-SGMII-Mode/m-p/1591539#M2130</guid>
      <dc:creator>Daniel-Aguirre</dc:creator>
      <dc:date>2023-02-01T19:04:24Z</dc:date>
    </item>
  </channel>
</rss>

