<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>S32G中的主题 S32G SAF and/or SCST usage</title>
    <link>https://community.nxp.com/t5/S32G/S32G-SAF-and-or-SCST-usage/m-p/1585229#M2052</link>
    <description>&lt;P&gt;Hello,&lt;/P&gt;&lt;P&gt;we are going to use the SAF for NXP_S32G399A. Now here is a question about the other premium SW lib -- SCST.&lt;/P&gt;&lt;P&gt;From the introductions my understandings are&lt;/P&gt;&lt;P&gt;- SCST is intended to be used in A53 core in this case (S32G), because the M7-core must be lock-step cores&lt;/P&gt;&lt;P&gt;- SCST is only necessary to be used (in S32G case), if A53 core is not configured as lock-step mode and safety relevant SW is running on that.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Are these understanding correct?&lt;/P&gt;</description>
    <pubDate>Thu, 19 Jan 2023 06:47:43 GMT</pubDate>
    <dc:creator>huanchen_fusa</dc:creator>
    <dc:date>2023-01-19T06:47:43Z</dc:date>
    <item>
      <title>S32G SAF and/or SCST usage</title>
      <link>https://community.nxp.com/t5/S32G/S32G-SAF-and-or-SCST-usage/m-p/1585229#M2052</link>
      <description>&lt;P&gt;Hello,&lt;/P&gt;&lt;P&gt;we are going to use the SAF for NXP_S32G399A. Now here is a question about the other premium SW lib -- SCST.&lt;/P&gt;&lt;P&gt;From the introductions my understandings are&lt;/P&gt;&lt;P&gt;- SCST is intended to be used in A53 core in this case (S32G), because the M7-core must be lock-step cores&lt;/P&gt;&lt;P&gt;- SCST is only necessary to be used (in S32G case), if A53 core is not configured as lock-step mode and safety relevant SW is running on that.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Are these understanding correct?&lt;/P&gt;</description>
      <pubDate>Thu, 19 Jan 2023 06:47:43 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32G/S32G-SAF-and-or-SCST-usage/m-p/1585229#M2052</guid>
      <dc:creator>huanchen_fusa</dc:creator>
      <dc:date>2023-01-19T06:47:43Z</dc:date>
    </item>
    <item>
      <title>Re: S32G SAF and/or SCST usage</title>
      <link>https://community.nxp.com/t5/S32G/S32G-SAF-and-or-SCST-usage/m-p/1585655#M2055</link>
      <description>&lt;P&gt;Hi,&lt;/P&gt;
&lt;P&gt;Given this is a public channel we do recommend going directly to your local NXP representative/FAE due to this inquiry being related to a premium software.&lt;/P&gt;
&lt;P&gt;As for your understandings, below will be some comments:&lt;/P&gt;
&lt;P&gt;&lt;SPAN&gt;- SCST is intended to be used in A53 core in this case (S32G), because the M7-core must be lock-step cores&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&lt;SPAN&gt;&amp;gt;&amp;gt; There is no telling on the public documents regarding the M7-core comment. The following is said in the Product Brochure:&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&lt;SPAN&gt;"The SCST Library described in this product brief is available for NXP S32G device’ Arm® Cortex-A53 core." [Page 4, Structural Core Self-Test Library, Product Brief, Rev. 2, 04/2022]&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&lt;SPAN&gt;- SCST is only necessary to be used (in S32G case), if A53 core is not configured as lock-step mode and safety relevant SW is running on that.&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&lt;SPAN&gt;&amp;gt;&amp;gt; The following is said in the product brochure:&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&lt;SPAN&gt;"The SCST Library can be used to detect single-point faults or latent faults, see [1] for the fault differentiation. In both cases SCST detect permanent faults only and it is &lt;STRONG&gt;primarily intended for processor cores which do not use HW techniques supporting safety in terms of permanent fault detection&lt;/STRONG&gt;, e.g. delayed-lockstep." [Page 2, Structural Core Self-Test Library, Product Brief, Rev. 2, 04/2022]&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&lt;SPAN&gt;There is no telling about safety SW.&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&lt;SPAN&gt;As we said before, we do recommend taking these inquiries to your local NXP representative/FAE for them to channel it through the correct medium.&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&lt;SPAN&gt;Please, let us know.&lt;/SPAN&gt;&lt;/P&gt;</description>
      <pubDate>Thu, 19 Jan 2023 17:46:32 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32G/S32G-SAF-and-or-SCST-usage/m-p/1585655#M2055</guid>
      <dc:creator>Daniel-Aguirre</dc:creator>
      <dc:date>2023-01-19T17:46:32Z</dc:date>
    </item>
  </channel>
</rss>

