<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic PFE in S32G</title>
    <link>https://community.nxp.com/t5/S32G/PFE/m-p/2168618#M14858</link>
    <description>&lt;P&gt;Hello,&lt;/P&gt;&lt;P&gt;We are exploring the possibility of using &lt;STRONG&gt;LLCE_CAN with PFE bridging&lt;/STRONG&gt; so that communication between the A core and the M cores does not need to go through IPCE, but instead CAN messages can be routed directly via Ethernet.&lt;/P&gt;&lt;P&gt;Our current idea is to deploy a &lt;STRONG&gt;PFE driver&lt;/STRONG&gt; on the &lt;STRONG&gt;A core&lt;/STRONG&gt; and another on the &lt;STRONG&gt;M0 core&lt;/STRONG&gt;. Additionally, if we also deploy PFE drivers on &lt;STRONG&gt;M1&lt;/STRONG&gt; and &lt;STRONG&gt;M2&lt;/STRONG&gt;, would it be possible for &lt;STRONG&gt;M1 to communicate with the A core&lt;/STRONG&gt; and &lt;STRONG&gt;M2 to communicate with the A core&lt;/STRONG&gt; through PFE as well?&lt;/P&gt;&lt;P&gt;Could you please confirm whether this approach is feasible?&lt;/P&gt;&lt;P&gt;Thank you.&lt;/P&gt;</description>
    <pubDate>Fri, 12 Sep 2025 06:02:35 GMT</pubDate>
    <dc:creator>liangxaio123</dc:creator>
    <dc:date>2025-09-12T06:02:35Z</dc:date>
    <item>
      <title>PFE</title>
      <link>https://community.nxp.com/t5/S32G/PFE/m-p/2168618#M14858</link>
      <description>&lt;P&gt;Hello,&lt;/P&gt;&lt;P&gt;We are exploring the possibility of using &lt;STRONG&gt;LLCE_CAN with PFE bridging&lt;/STRONG&gt; so that communication between the A core and the M cores does not need to go through IPCE, but instead CAN messages can be routed directly via Ethernet.&lt;/P&gt;&lt;P&gt;Our current idea is to deploy a &lt;STRONG&gt;PFE driver&lt;/STRONG&gt; on the &lt;STRONG&gt;A core&lt;/STRONG&gt; and another on the &lt;STRONG&gt;M0 core&lt;/STRONG&gt;. Additionally, if we also deploy PFE drivers on &lt;STRONG&gt;M1&lt;/STRONG&gt; and &lt;STRONG&gt;M2&lt;/STRONG&gt;, would it be possible for &lt;STRONG&gt;M1 to communicate with the A core&lt;/STRONG&gt; and &lt;STRONG&gt;M2 to communicate with the A core&lt;/STRONG&gt; through PFE as well?&lt;/P&gt;&lt;P&gt;Could you please confirm whether this approach is feasible?&lt;/P&gt;&lt;P&gt;Thank you.&lt;/P&gt;</description>
      <pubDate>Fri, 12 Sep 2025 06:02:35 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32G/PFE/m-p/2168618#M14858</guid>
      <dc:creator>liangxaio123</dc:creator>
      <dc:date>2025-09-12T06:02:35Z</dc:date>
    </item>
    <item>
      <title>Re: PFE</title>
      <link>https://community.nxp.com/t5/S32G/PFE/m-p/2168722#M14861</link>
      <description>&lt;P&gt;hi，&lt;SPAN&gt;liangxaio123&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;Thank you for contacting us.&lt;/P&gt;
&lt;P&gt;You can use the LLCE to do the CAN2ETH/ETH2CAN/CAN2CAN.&lt;/P&gt;
&lt;P&gt;About the multi-core LLCE using, you can refer to the Goldvip of CAN Gateway chapter.&lt;/P&gt;
&lt;P&gt;BR&lt;/P&gt;
&lt;P&gt;Joey&lt;/P&gt;</description>
      <pubDate>Fri, 12 Sep 2025 07:55:57 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32G/PFE/m-p/2168722#M14861</guid>
      <dc:creator>Joey_z</dc:creator>
      <dc:date>2025-09-12T07:55:57Z</dc:date>
    </item>
    <item>
      <title>Re: PFE</title>
      <link>https://community.nxp.com/t5/S32G/PFE/m-p/2169314#M14881</link>
      <description>&lt;P&gt;Hello Joey,&lt;/P&gt;&lt;P&gt;Thank you very much for your reply.&lt;BR /&gt;At present, we have already implemented the function of forwarding LLCE_CAN messages to the Ethernet bus through the PFE. However, we found that M1 and M2 cannot directly interact with the A core via PFE.&lt;/P&gt;&lt;P&gt;Therefore, we would like to further clarify whether it is possible to deploy PFE drivers simultaneously on M0, M1, and M2 of the S32G, so that M0, M1, and M2 can all communicate directly with the A core through PFE.&lt;/P&gt;&lt;P&gt;Best regards,&lt;BR /&gt;liangxiao123&lt;/P&gt;</description>
      <pubDate>Mon, 15 Sep 2025 03:29:34 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32G/PFE/m-p/2169314#M14881</guid>
      <dc:creator>liangxaio123</dc:creator>
      <dc:date>2025-09-15T03:29:34Z</dc:date>
    </item>
    <item>
      <title>Re: PFE</title>
      <link>https://community.nxp.com/t5/S32G/PFE/m-p/2169670#M14888</link>
      <description>&lt;P&gt;hi，&lt;SPAN&gt;liangxaio123&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;Thank you for your reply.&lt;/P&gt;
&lt;P&gt;The multi-core operation usually uses the IPCF.&lt;/P&gt;
&lt;P&gt;The LLCE function of CAN2ETH can routing the CAN frame to ETH, and the Multicore LLCE application demo can be found in the GoldVip SW package.&lt;/P&gt;
&lt;P&gt;Hope this can help you.&lt;/P&gt;
&lt;P&gt;BR&lt;/P&gt;
&lt;P&gt;Joey&lt;/P&gt;</description>
      <pubDate>Mon, 15 Sep 2025 10:56:18 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32G/PFE/m-p/2169670#M14888</guid>
      <dc:creator>Joey_z</dc:creator>
      <dc:date>2025-09-15T10:56:18Z</dc:date>
    </item>
  </channel>
</rss>

