<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>S32GのトピックRe: S32G3 M7</title>
    <link>https://community.nxp.com/t5/S32G/S32G3-M7/m-p/2080448#M13251</link>
    <description>fatload mmc 0:2 0x80000000 M7_code.bin&lt;BR /&gt;5505024 bytes read in 233 ms (22.5 MiB/s)&lt;BR /&gt;=&amp;gt; startm7 0x80000000&lt;BR /&gt;Starting CM7_0 core at SRAM address 0x80000000 ... done.&lt;BR /&gt;=&amp;gt; go 0x80000000&lt;BR /&gt;## Starting application at 0x80000000 ...&lt;BR /&gt;"Synchronous Abort" handler, esr 0x02000000&lt;BR /&gt;elr: 0000000080000000 lr : 00000000ff8a8bc0 (reloc)&lt;BR /&gt;elr: 0000000080000000 lr : 00000000ff8a8bc0&lt;BR /&gt;x0 : 0000000000000001 x1 : 00000000ffc11cf8&lt;BR /&gt;x2 : 00000000ffc11cf8 x3 : 0000000000000001&lt;BR /&gt;x4 : 0000000000000000 x5 : 00000000ffbd3de5&lt;BR /&gt;x6 : 0000000000000030 x7 : 00000000ffbd4070&lt;BR /&gt;x8 : 0000000000000010 x9 : 0000000000000008&lt;BR /&gt;x10: 00000000ffffffd0 x11: 0000000000000010&lt;BR /&gt;x12: 0000000000000000 x13: 0000000000000200&lt;BR /&gt;x14: 000000000000000a x15: 0000000000000001&lt;BR /&gt;x16: 0000000080000000 x17: 0000000000000000&lt;BR /&gt;x18: 00000000ffbddd80 x19: 00000000ffc11cf8&lt;BR /&gt;x20: 0000000080000000 x21: 0000000000000002&lt;BR /&gt;x22: 00000000ffc11cf0 x23: 0000000000000002&lt;BR /&gt;x24: 00000000ff9654dc x25: 0000000000000000&lt;BR /&gt;x26: 0000000000000000 x27: 0000000000000000&lt;BR /&gt;x28: 00000000ffc11d50 x29: 00000000ffbd4070&lt;BR /&gt;&lt;BR /&gt;Code: "Synchronous Abort" handler, esr 0x96000006&lt;BR /&gt;elr: 00000000ff8a2b1c lr : 00000000ff8a2afc (reloc)&lt;BR /&gt;elr: 00000000ff8a2b1c lr : 00000000ff8a2afc&lt;BR /&gt;x0 : 00000000ff930627 x1 : 0000000000000000&lt;BR /&gt;x2 : 00000000ff8f2c58 x3 : 0000000000000001&lt;BR /&gt;x4 : 00000000ffbd3c20 x5 : 00000000ffbd3c8b&lt;BR /&gt;x6 : 0000000000000030 x7 : 00000000ffbd3f10&lt;BR /&gt;x8 : 0000000000000001 x9 : 0000000000000008&lt;BR /&gt;x10: 00000000ffffffe8 x11: 0000000000000010&lt;BR /&gt;x12: 000000000001869f x13: 0000000000000200&lt;BR /&gt;x14: 000000000000000a x15: 0000000000000021&lt;BR /&gt;x16: 00000000ff8f26f0 x17: 0000000000000000&lt;BR /&gt;x18: 00000000ffbddd80 x19: 000000007ffffff0&lt;BR /&gt;x20: 00000000ff93839f x21: 00000000fffffffc&lt;BR /&gt;x22: 00000000ff93c21d x23: 00000000ff930627&lt;BR /&gt;x24: 00000000ff9654dc x25: 0000000000000000&lt;BR /&gt;x26: 0000000000000000 x27: 0000000000000000&lt;BR /&gt;x28: 00000000ffc11d50 x29: 00000000ffbd3f10&lt;BR /&gt;&lt;BR /&gt;Code: d1004273 910876d6 aa0003f7 12800075 (b9400261)&lt;BR /&gt;Resetting CPU ...&lt;BR /&gt;&lt;BR /&gt;resetting ...&lt;BR /&gt;NOTICE: Reset status: Destructive Reset (RUN)&lt;BR /&gt;NOTICE: BL2: v2.10.7(release):bsp43.0_rc5-2.10.7&lt;BR /&gt;NOTICE: BL2: Built : 08:17:37, Nov 26 2024&lt;BR /&gt;&lt;BR /&gt;&lt;BR /&gt;After the preceding commands are executed, the system resets</description>
    <pubDate>Tue, 15 Apr 2025 05:05:44 GMT</pubDate>
    <dc:creator>liujian_abup</dc:creator>
    <dc:date>2025-04-15T05:05:44Z</dc:date>
    <item>
      <title>S32G3 M7</title>
      <link>https://community.nxp.com/t5/S32G/S32G3-M7/m-p/2079808#M13237</link>
      <description>&lt;P&gt;At present, the S32G399A development board is used in the project to develop code in the M7 core, and the s19 file compiled by M7 is stored in the SD card, which partition does it need to be placed? How to automatically start the corresponding code in u-boot.&lt;/P&gt;</description>
      <pubDate>Mon, 14 Apr 2025 09:26:41 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32G/S32G3-M7/m-p/2079808#M13237</guid>
      <dc:creator>liujian_abup</dc:creator>
      <dc:date>2025-04-14T09:26:41Z</dc:date>
    </item>
    <item>
      <title>Re: S32G3 M7</title>
      <link>https://community.nxp.com/t5/S32G/S32G3-M7/m-p/2080333#M13247</link>
      <description>&lt;P&gt;Hello,&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/248899"&gt;@liujian_abup&lt;/a&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Thanks for your post.&lt;/P&gt;
&lt;P&gt;I assume that you want to load image for M7 side from u-boot prompt, is it right? from my understanding, you may put it on any partition of the SD card, since it would be loaded from SD to the local DDR.&lt;/P&gt;
&lt;P&gt;If you want to automatically run it from u-boot, a possible way is to create a command under u-boot prompt, for example, "fatload mmc ${mmcdev}:${mmcpart} ${loadaddr} ${image};startm7&amp;nbsp;${loadaddr}"&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;BR&lt;/P&gt;
&lt;P&gt;Chenyin&lt;/P&gt;</description>
      <pubDate>Tue, 15 Apr 2025 02:12:54 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32G/S32G3-M7/m-p/2080333#M13247</guid>
      <dc:creator>chenyin_h</dc:creator>
      <dc:date>2025-04-15T02:12:54Z</dc:date>
    </item>
    <item>
      <title>Re: S32G3 M7</title>
      <link>https://community.nxp.com/t5/S32G/S32G3-M7/m-p/2080448#M13251</link>
      <description>fatload mmc 0:2 0x80000000 M7_code.bin&lt;BR /&gt;5505024 bytes read in 233 ms (22.5 MiB/s)&lt;BR /&gt;=&amp;gt; startm7 0x80000000&lt;BR /&gt;Starting CM7_0 core at SRAM address 0x80000000 ... done.&lt;BR /&gt;=&amp;gt; go 0x80000000&lt;BR /&gt;## Starting application at 0x80000000 ...&lt;BR /&gt;"Synchronous Abort" handler, esr 0x02000000&lt;BR /&gt;elr: 0000000080000000 lr : 00000000ff8a8bc0 (reloc)&lt;BR /&gt;elr: 0000000080000000 lr : 00000000ff8a8bc0&lt;BR /&gt;x0 : 0000000000000001 x1 : 00000000ffc11cf8&lt;BR /&gt;x2 : 00000000ffc11cf8 x3 : 0000000000000001&lt;BR /&gt;x4 : 0000000000000000 x5 : 00000000ffbd3de5&lt;BR /&gt;x6 : 0000000000000030 x7 : 00000000ffbd4070&lt;BR /&gt;x8 : 0000000000000010 x9 : 0000000000000008&lt;BR /&gt;x10: 00000000ffffffd0 x11: 0000000000000010&lt;BR /&gt;x12: 0000000000000000 x13: 0000000000000200&lt;BR /&gt;x14: 000000000000000a x15: 0000000000000001&lt;BR /&gt;x16: 0000000080000000 x17: 0000000000000000&lt;BR /&gt;x18: 00000000ffbddd80 x19: 00000000ffc11cf8&lt;BR /&gt;x20: 0000000080000000 x21: 0000000000000002&lt;BR /&gt;x22: 00000000ffc11cf0 x23: 0000000000000002&lt;BR /&gt;x24: 00000000ff9654dc x25: 0000000000000000&lt;BR /&gt;x26: 0000000000000000 x27: 0000000000000000&lt;BR /&gt;x28: 00000000ffc11d50 x29: 00000000ffbd4070&lt;BR /&gt;&lt;BR /&gt;Code: "Synchronous Abort" handler, esr 0x96000006&lt;BR /&gt;elr: 00000000ff8a2b1c lr : 00000000ff8a2afc (reloc)&lt;BR /&gt;elr: 00000000ff8a2b1c lr : 00000000ff8a2afc&lt;BR /&gt;x0 : 00000000ff930627 x1 : 0000000000000000&lt;BR /&gt;x2 : 00000000ff8f2c58 x3 : 0000000000000001&lt;BR /&gt;x4 : 00000000ffbd3c20 x5 : 00000000ffbd3c8b&lt;BR /&gt;x6 : 0000000000000030 x7 : 00000000ffbd3f10&lt;BR /&gt;x8 : 0000000000000001 x9 : 0000000000000008&lt;BR /&gt;x10: 00000000ffffffe8 x11: 0000000000000010&lt;BR /&gt;x12: 000000000001869f x13: 0000000000000200&lt;BR /&gt;x14: 000000000000000a x15: 0000000000000021&lt;BR /&gt;x16: 00000000ff8f26f0 x17: 0000000000000000&lt;BR /&gt;x18: 00000000ffbddd80 x19: 000000007ffffff0&lt;BR /&gt;x20: 00000000ff93839f x21: 00000000fffffffc&lt;BR /&gt;x22: 00000000ff93c21d x23: 00000000ff930627&lt;BR /&gt;x24: 00000000ff9654dc x25: 0000000000000000&lt;BR /&gt;x26: 0000000000000000 x27: 0000000000000000&lt;BR /&gt;x28: 00000000ffc11d50 x29: 00000000ffbd3f10&lt;BR /&gt;&lt;BR /&gt;Code: d1004273 910876d6 aa0003f7 12800075 (b9400261)&lt;BR /&gt;Resetting CPU ...&lt;BR /&gt;&lt;BR /&gt;resetting ...&lt;BR /&gt;NOTICE: Reset status: Destructive Reset (RUN)&lt;BR /&gt;NOTICE: BL2: v2.10.7(release):bsp43.0_rc5-2.10.7&lt;BR /&gt;NOTICE: BL2: Built : 08:17:37, Nov 26 2024&lt;BR /&gt;&lt;BR /&gt;&lt;BR /&gt;After the preceding commands are executed, the system resets</description>
      <pubDate>Tue, 15 Apr 2025 05:05:44 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32G/S32G3-M7/m-p/2080448#M13251</guid>
      <dc:creator>liujian_abup</dc:creator>
      <dc:date>2025-04-15T05:05:44Z</dc:date>
    </item>
    <item>
      <title>Re: S32G3 M7</title>
      <link>https://community.nxp.com/t5/S32G/S32G3-M7/m-p/2080463#M13252</link>
      <description>&lt;P&gt;Hello,&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/248899"&gt;@liujian_abup&lt;/a&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;I feel sorry that what I posted is just to show an example, not reproducible commands, the M7 binary should be copied to the SRAM before starting it.&lt;/P&gt;
&lt;P&gt;To be more detail, let me take IPCF example here for instance:&lt;/P&gt;
&lt;OL&gt;
&lt;LI&gt;dcache off&lt;/LI&gt;
&lt;LI&gt;mw.q 0x34100000 0x0 0x40000 //zero the SRAM&lt;/LI&gt;
&lt;LI&gt;fatload mmc 0:1 0x80000000 M7test.bin&amp;nbsp; &amp;nbsp;//load M7 binary&lt;/LI&gt;
&lt;LI&gt;cp.b 0x80000000 0x34300000 0x300000&amp;nbsp; &amp;nbsp;//copy it the SRAM(according to the M7 linker file)&lt;/LI&gt;
&lt;LI&gt;startm7 0x34500400 //start it on M7, according to map address&lt;/LI&gt;
&lt;/OL&gt;
&lt;P&gt;In your actual case, since the loading address and the vector address may vary, the corresponding address should be changed separately.&lt;/P&gt;
&lt;P&gt;By the way, there may be issues when running M7 application via u-boot due possible conflicts, a preferred way for running the A53 and M7 tasks simultaneously is to load them via seperate bootloader.&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;BR&lt;/P&gt;
&lt;P&gt;Chenyin&lt;/P&gt;</description>
      <pubDate>Tue, 15 Apr 2025 05:39:50 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32G/S32G3-M7/m-p/2080463#M13252</guid>
      <dc:creator>chenyin_h</dc:creator>
      <dc:date>2025-04-15T05:39:50Z</dc:date>
    </item>
    <item>
      <title>Re: S32G3 M7</title>
      <link>https://community.nxp.com/t5/S32G/S32G3-M7/m-p/2081387#M13261</link>
      <description>&lt;P&gt;&lt;SPAN class=""&gt;hi，Chenyin：&lt;BR /&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;Thank you for your reply above, the debugging is now successful。&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;SPAN class=""&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;You described above that a separate boot program is needed to load the corresponding A4 and M7 cores. I see that some introductions need to use EB Tresos Studio configuration tool for debugging, and the official website is all related to autosar. Can we build this boot program by ourselves? The corresponding configuration tool is not used。&lt;/SPAN&gt;&lt;/P&gt;</description>
      <pubDate>Wed, 16 Apr 2025 05:38:02 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32G/S32G3-M7/m-p/2081387#M13261</guid>
      <dc:creator>liujian_abup</dc:creator>
      <dc:date>2025-04-16T05:38:02Z</dc:date>
    </item>
  </channel>
</rss>

