<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>S32GのトピックRe: Questions about PFE_MAC of S32G-VNP-RDB3</title>
    <link>https://community.nxp.com/t5/S32G/Questions-about-PFE-MAC-of-S32G-VNP-RDB3/m-p/2064992#M13019</link>
    <description>&lt;P&gt;Hi, Joey&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Thank you for your advice.&lt;/P&gt;&lt;P&gt;The main reason was MCU peripheral (peripheral clock enable) setting.&lt;/P&gt;&lt;P&gt;Now it works, thanks.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;And also can I get the detailed information about ETH_PFE modules?&lt;/P&gt;&lt;P&gt;I read the S32G3 reference manual and AUTOSAR_MCAL_ETH_43_PFE_IM/UM also,&lt;/P&gt;&lt;P&gt;but documents like a RMS32G3GMACSUBSYS would be more helpful for understanding.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Best regards,&lt;/P&gt;&lt;P&gt;Boniface&lt;/P&gt;</description>
    <pubDate>Wed, 19 Mar 2025 21:36:54 GMT</pubDate>
    <dc:creator>Boniface</dc:creator>
    <dc:date>2025-03-19T21:36:54Z</dc:date>
    <item>
      <title>Questions about PFE_MAC of S32G-VNP-RDB3</title>
      <link>https://community.nxp.com/t5/S32G/Questions-about-PFE-MAC-of-S32G-VNP-RDB3/m-p/2059902#M12889</link>
      <description>&lt;P&gt;Hello,&lt;/P&gt;&lt;P&gt;I'm testing the PFE_MAC module by using a S32G-VNP-RDB3 board.&lt;/P&gt;&lt;P&gt;I referred to some examples and documents to configure.&lt;/P&gt;&lt;P&gt;And I checked the board received the ping message from the PC connected to the board.&lt;/P&gt;&lt;P&gt;But I failed to send the respond message to it.&lt;/P&gt;&lt;P&gt;It seems that the module sends the message but the phy module doesn't receive it.&lt;/P&gt;&lt;P&gt;(Because the tx callback function works and tx counters of PFE module increases.)&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;I set the PFE_MAC2 rx/tx clock to 125MHz to use 1Gbps and also set the pins&lt;/P&gt;&lt;P&gt;What did I miss?&lt;/P&gt;&lt;P&gt;The development enviroment is as follows.&lt;/P&gt;&lt;P&gt;&amp;nbsp;- S32 Design Studio v3.5.14&lt;/P&gt;&lt;P&gt;&amp;nbsp;- S32G RTD v5.0.0 (ETH_PFE v1.5.0 in EB tresos)&lt;/P&gt;&lt;P&gt;&amp;nbsp;- TCP/IP stack v1.0.4&lt;/P&gt;&lt;P&gt;&amp;nbsp;- FreeRTOS v4.0.2&lt;/P&gt;&lt;P&gt;And, could you also explain meaning of the &lt;STRONG&gt;EMAC2&lt;/STRONG&gt; in EthCtrlPort - EthCtrlConfig?&lt;/P&gt;&lt;P&gt;Should I set it to EMAC2 to use PFE_MAC2 module?&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Best regards,&lt;/P&gt;&lt;P&gt;Boniface&lt;/P&gt;</description>
      <pubDate>Wed, 12 Mar 2025 01:25:57 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32G/Questions-about-PFE-MAC-of-S32G-VNP-RDB3/m-p/2059902#M12889</guid>
      <dc:creator>Boniface</dc:creator>
      <dc:date>2025-03-12T01:25:57Z</dc:date>
    </item>
    <item>
      <title>Re: Questions about PFE_MAC of S32G-VNP-RDB3</title>
      <link>https://community.nxp.com/t5/S32G/Questions-about-PFE-MAC-of-S32G-VNP-RDB3/m-p/2060378#M12903</link>
      <description>&lt;P&gt;hi，&lt;SPAN&gt;Boniface&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;Thank you for your contacting us.&lt;/P&gt;
&lt;P&gt;&lt;SPAN&gt;You should set EMAC2 in EthCtrlPort - EthCtrlConfig to use PFE_MAC2 module.In addition, you can try to configure the pfe thought refer to the LLCE demo.&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&lt;SPAN&gt;BR&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&lt;SPAN&gt;Joey&lt;/SPAN&gt;&lt;/P&gt;</description>
      <pubDate>Wed, 12 Mar 2025 10:32:44 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32G/Questions-about-PFE-MAC-of-S32G-VNP-RDB3/m-p/2060378#M12903</guid>
      <dc:creator>Joey_z</dc:creator>
      <dc:date>2025-03-12T10:32:44Z</dc:date>
    </item>
    <item>
      <title>Re: Questions about PFE_MAC of S32G-VNP-RDB3</title>
      <link>https://community.nxp.com/t5/S32G/Questions-about-PFE-MAC-of-S32G-VNP-RDB3/m-p/2064992#M13019</link>
      <description>&lt;P&gt;Hi, Joey&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Thank you for your advice.&lt;/P&gt;&lt;P&gt;The main reason was MCU peripheral (peripheral clock enable) setting.&lt;/P&gt;&lt;P&gt;Now it works, thanks.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;And also can I get the detailed information about ETH_PFE modules?&lt;/P&gt;&lt;P&gt;I read the S32G3 reference manual and AUTOSAR_MCAL_ETH_43_PFE_IM/UM also,&lt;/P&gt;&lt;P&gt;but documents like a RMS32G3GMACSUBSYS would be more helpful for understanding.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Best regards,&lt;/P&gt;&lt;P&gt;Boniface&lt;/P&gt;</description>
      <pubDate>Wed, 19 Mar 2025 21:36:54 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32G/Questions-about-PFE-MAC-of-S32G-VNP-RDB3/m-p/2064992#M13019</guid>
      <dc:creator>Boniface</dc:creator>
      <dc:date>2025-03-19T21:36:54Z</dc:date>
    </item>
  </channel>
</rss>

