<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>S32GのトピックS32G QSPI issue</title>
    <link>https://community.nxp.com/t5/S32G/S32G-QSPI-issue/m-p/1991380#M11658</link>
    <description>&lt;P&gt;Hi NXP,&lt;/P&gt;&lt;P&gt;&amp;nbsp; &amp;nbsp;&amp;nbsp;The chip I am currently using is S32G274ARDB2.&amp;nbsp;I'm using both the A-core and M-core of this chip.&amp;nbsp;I want them to have access to use QSPI Nor-flash.&lt;/P&gt;&lt;P&gt;&amp;nbsp; &amp;nbsp;&amp;nbsp;With reference to the AN13750, I have implemented starting both A and M cores at the same time.&amp;nbsp;But on this basis, I wanted M-core applications to access QSPI and ran into some problems.&amp;nbsp;The current phenomenon is as follows:&lt;/P&gt;&lt;P&gt;&amp;nbsp; &amp;nbsp; Refer to AN13750,&amp;nbsp;I only start M-core, and using bootloader + M-app, the QSPI driver can work normally in the M-core APP. Once the A-core is started on this basis, the QSPI Nor-flash of the M-core APP cannot be initialized normally.&amp;nbsp;The M-APP QSPI Nor-flash init function crashed in the following function:&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="Alex_mjl_0-1731250731524.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/309522i67975546506D8051/image-size/medium?v=v2&amp;amp;px=400" role="button" title="Alex_mjl_0-1731250731524.png" alt="Alex_mjl_0-1731250731524.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;At the same time, I also checked the code of A-core, and when the ATF of A-core ran this function, it caused the M-core QSPI Nor-flash initialization failed.&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="Alex_mjl_1-1731251042109.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/309523i5B68194CC4CBBB77/image-size/medium?v=v2&amp;amp;px=400" role="button" title="Alex_mjl_1-1731251042109.png" alt="Alex_mjl_1-1731251042109.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
    <pubDate>Sun, 10 Nov 2024 15:04:38 GMT</pubDate>
    <dc:creator>Alex_mjl</dc:creator>
    <dc:date>2024-11-10T15:04:38Z</dc:date>
    <item>
      <title>S32G QSPI issue</title>
      <link>https://community.nxp.com/t5/S32G/S32G-QSPI-issue/m-p/1991380#M11658</link>
      <description>&lt;P&gt;Hi NXP,&lt;/P&gt;&lt;P&gt;&amp;nbsp; &amp;nbsp;&amp;nbsp;The chip I am currently using is S32G274ARDB2.&amp;nbsp;I'm using both the A-core and M-core of this chip.&amp;nbsp;I want them to have access to use QSPI Nor-flash.&lt;/P&gt;&lt;P&gt;&amp;nbsp; &amp;nbsp;&amp;nbsp;With reference to the AN13750, I have implemented starting both A and M cores at the same time.&amp;nbsp;But on this basis, I wanted M-core applications to access QSPI and ran into some problems.&amp;nbsp;The current phenomenon is as follows:&lt;/P&gt;&lt;P&gt;&amp;nbsp; &amp;nbsp; Refer to AN13750,&amp;nbsp;I only start M-core, and using bootloader + M-app, the QSPI driver can work normally in the M-core APP. Once the A-core is started on this basis, the QSPI Nor-flash of the M-core APP cannot be initialized normally.&amp;nbsp;The M-APP QSPI Nor-flash init function crashed in the following function:&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="Alex_mjl_0-1731250731524.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/309522i67975546506D8051/image-size/medium?v=v2&amp;amp;px=400" role="button" title="Alex_mjl_0-1731250731524.png" alt="Alex_mjl_0-1731250731524.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;At the same time, I also checked the code of A-core, and when the ATF of A-core ran this function, it caused the M-core QSPI Nor-flash initialization failed.&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="Alex_mjl_1-1731251042109.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/309523i5B68194CC4CBBB77/image-size/medium?v=v2&amp;amp;px=400" role="button" title="Alex_mjl_1-1731251042109.png" alt="Alex_mjl_1-1731251042109.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Sun, 10 Nov 2024 15:04:38 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32G/S32G-QSPI-issue/m-p/1991380#M11658</guid>
      <dc:creator>Alex_mjl</dc:creator>
      <dc:date>2024-11-10T15:04:38Z</dc:date>
    </item>
  </channel>
</rss>

