<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>S32Gのトピック回复： S32G IPCF M core</title>
    <link>https://community.nxp.com/t5/S32G/S32G-IPCF-M-core/m-p/1990389#M11633</link>
    <description>Hello &lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/237877"&gt;@Celeste_Liu&lt;/a&gt;&lt;BR /&gt;How could I get IPCF 4.9 for M core ? to use it in S32DS</description>
    <pubDate>Thu, 07 Nov 2024 17:24:57 GMT</pubDate>
    <dc:creator>MohamedAbdelslam</dc:creator>
    <dc:date>2024-11-07T17:24:57Z</dc:date>
    <item>
      <title>S32G IPCF M core</title>
      <link>https://community.nxp.com/t5/S32G/S32G-IPCF-M-core/m-p/1956420#M10815</link>
      <description>&lt;P&gt;&amp;nbsp;Hi experts,&lt;/P&gt;&lt;P&gt;&amp;nbsp;I was debugging IPCF function. I used the example（I have renamed it） from S32DS and the platform is S32G399A.But I could not load the M core image successfully.Can you give me some suggestions？Thank you！&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="piaochunri_0-1726647236605.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/299657iB9497987A9759220/image-size/medium?v=v2&amp;amp;px=400" role="button" title="piaochunri_0-1726647236605.png" alt="piaochunri_0-1726647236605.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="piaochunri_3-1726647393116.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/299662i28390CD2EDBF3C3B/image-size/medium?v=v2&amp;amp;px=400" role="button" title="piaochunri_3-1726647393116.png" alt="piaochunri_3-1726647393116.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Wed, 18 Sep 2024 08:16:17 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32G/S32G-IPCF-M-core/m-p/1956420#M10815</guid>
      <dc:creator>piaochunri</dc:creator>
      <dc:date>2024-09-18T08:16:17Z</dc:date>
    </item>
    <item>
      <title>回复： S32G IPCF M core</title>
      <link>https://community.nxp.com/t5/S32G/S32G-IPCF-M-core/m-p/1956513#M10816</link>
      <description>&lt;P&gt;And I make a version supplement.&lt;/P&gt;&lt;P&gt;IPCF M core:4.9&lt;/P&gt;&lt;P&gt;Linux bsp:40.0&lt;/P&gt;&lt;P&gt;IPCF A core:4.10&lt;/P&gt;&lt;P&gt;Two problems:&lt;/P&gt;&lt;P&gt;1.I can install ipc-shm-dev.ko but when I&amp;nbsp;installed ipc-shm-sample.ko.The kernel resulted in panic.&lt;/P&gt;&lt;P&gt;2.I used the following command:"dcache off;mw.q 0x34000000 0x0 0x100000;fatload mmc 0:1 0x80000000 IPCF_FreeRTOS_S32G399A_M7_0_blob.bin;cp.q 0x80000000 0x34300000 0x60000;startm7 0x34500400;" And after I entered "boot", it occured kernel panic and could not continued. .&lt;/P&gt;&lt;P&gt;Could you help me?&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Wed, 18 Sep 2024 09:39:49 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32G/S32G-IPCF-M-core/m-p/1956513#M10816</guid>
      <dc:creator>piaochunri</dc:creator>
      <dc:date>2024-09-18T09:39:49Z</dc:date>
    </item>
    <item>
      <title>回复： S32G IPCF M core</title>
      <link>https://community.nxp.com/t5/S32G/S32G-IPCF-M-core/m-p/1957632#M10829</link>
      <description>&lt;P&gt;Dear&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/234458"&gt;@piaochunri&lt;/a&gt;&amp;nbsp;,&lt;/P&gt;
&lt;P&gt;I would like to answer your second question first. From the picture, I see that the file named IPCF_M7_0_blob.bin that you put on the SD card. I want to know if this binary file is a blob image generated by you using the IVT tool? Or is it just named like this?&lt;BR /&gt;In fact, for the IPCF EXAMPLE, there is a detailed description here, and there are detailed steps as shown in the following figure. It should be noted that a blob image is not necessary. The directly compiled bin file can be used instead.&lt;/P&gt;
&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="Celeste_Liu_0-1726741781391.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/300011iA8262845D1F7694A/image-size/medium?v=v2&amp;amp;px=400" role="button" title="Celeste_Liu_0-1726741781391.png" alt="Celeste_Liu_0-1726741781391.png" /&gt;&lt;/span&gt;&lt;/P&gt;
&lt;P&gt;By using the prebuilt linux bsp40 image and following the steps above, I have no problems in operating.&lt;/P&gt;
&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="Celeste_Liu_1-1726742553952.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/300014iA5ED3B4AA185D0B6/image-size/medium?v=v2&amp;amp;px=400" role="button" title="Celeste_Liu_1-1726742553952.png" alt="Celeste_Liu_1-1726742553952.png" /&gt;&lt;/span&gt;&lt;/P&gt;
&lt;P&gt;I hope the above information is helpful to you. Regarding your kernel panic problem, I will reply to you after further investigation.&lt;/P&gt;
&lt;P&gt;Best Regards,&lt;/P&gt;
&lt;P&gt;Celeste&lt;/P&gt;</description>
      <pubDate>Thu, 19 Sep 2024 10:45:46 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32G/S32G-IPCF-M-core/m-p/1957632#M10829</guid>
      <dc:creator>Celeste_Liu</dc:creator>
      <dc:date>2024-09-19T10:45:46Z</dc:date>
    </item>
    <item>
      <title>回复： S32G IPCF M core</title>
      <link>https://community.nxp.com/t5/S32G/S32G-IPCF-M-core/m-p/1958158#M10838</link>
      <description>&lt;P&gt;Thanks a lot!&lt;/P&gt;&lt;P&gt;I have tried your suggestion.But the kernel loading can not continue.The log is as follows.Is there something else wrong?&lt;/P&gt;&lt;P&gt;Log:&lt;/P&gt;&lt;P&gt;U-Boot 2022.04-dirty (Sep 12 2024 - 14:17:18 +0800)&lt;/P&gt;&lt;P&gt;SoC: NXP S32G399A rev. 1.1&lt;BR /&gt;CPU: ARM Cortex-A53 r0p4 @ max 1300 MHz&lt;BR /&gt;Model: NXP S32G399A-RDB3&lt;BR /&gt;DRAM: 3.5 GiB&lt;BR /&gt;Core: 306 devices, 25 uclasses, devicetree: board&lt;BR /&gt;MMC: FSL_SDHC: 0&lt;BR /&gt;Loading Environment from MMC... OK&lt;BR /&gt;s32cc_serdes_phy serdes@44180000: Using mode 1 for SerDes subsystem&lt;BR /&gt;s32cc_serdes_phy serdes@44180000: XPCS0 is in reset&lt;BR /&gt;s32cc_serdes_phy serdes@44180000: XPCS init failed&lt;BR /&gt;pci_s32cc pcie@44100000: Failed to get PHY 'serdes_lane0'&lt;BR /&gt;In: serial@401c8000&lt;BR /&gt;Out: serial@401c8000&lt;BR /&gt;Err: serial@401c8000&lt;BR /&gt;Board revision: Revision Unknown: (0x717)&lt;BR /&gt;Net: eth0: ethernet@4033c000&lt;BR /&gt;Found PFE version 0x0101 (S32G3)&lt;BR /&gt;pfeng pfeng-base: Uploading CLASS firmware&lt;BR /&gt;pfeng pfeng-base: EMAC0 block was initialized&lt;BR /&gt;pfeng pfeng-base: EMAC1 block was initialized&lt;BR /&gt;pfeng pfeng-base: EMAC2 block was initialized&lt;BR /&gt;pfeng pfeng-base: Enabling the CLASS block&lt;BR /&gt;pfeng pfeng-base: PFE Platform started successfully (mask: 7)&lt;BR /&gt;s32cc_serdes_phy serdes@44180000: Using mode 1 for SerDes subsystem&lt;BR /&gt;s32cc_serdes_phy serdes@44180000: XPCS0 is in reset&lt;BR /&gt;s32cc_serdes_phy serdes@44180000: XPCS init failed&lt;BR /&gt;pfeng_netif pfe0: Failed to get 'emac0_xpcs' PHY&lt;BR /&gt;, eth1: pfe0, eth2: pfe1, eth3: pfe2&lt;BR /&gt;Hit any key to stop autoboot: 0&lt;BR /&gt;=&amp;gt; dcache off;mw.q 0x34100000 0x0 0x40000;fatload mmc 0:1 0x80000000 IPCF_FreeRTOS_S32G399A_M7_0.bin;cp.b 0x800 00000 0x34300000 0x300000;startm7 0x34500400;&lt;BR /&gt;2359376 bytes read in 191 ms (11.8 MiB/s)&lt;BR /&gt;Starting CM7_0 core at SRAM address 0x34500400 ... done.&lt;BR /&gt;=&amp;gt; boot&lt;BR /&gt;switch to partitions #0, OK&lt;BR /&gt;mmc0 is current device&lt;BR /&gt;14555144 bytes read in 704 ms (19.7 MiB/s)&lt;BR /&gt;Booting from mmc ...&lt;BR /&gt;60860 bytes read in 94 ms (631.8 KiB/s)&lt;BR /&gt;## Error: "fdt_fixups" not defined&lt;BR /&gt;## Flattened Device Tree blob at 83000000&lt;BR /&gt;Booting using the fdt blob at 0x83000000&lt;BR /&gt;Using Device Tree in place at 0000000083000000, end 0000000083011dbb&lt;BR /&gt;Disabling XPCS0_0&lt;/P&gt;&lt;P&gt;Starting kernel ...&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;And it stopped here:&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="piaochunri_0-1726796129327.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/300168i9FFE814B0B57EBAC/image-size/medium?v=v2&amp;amp;px=400" role="button" title="piaochunri_0-1726796129327.png" alt="piaochunri_0-1726796129327.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Fri, 20 Sep 2024 01:35:54 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32G/S32G-IPCF-M-core/m-p/1958158#M10838</guid>
      <dc:creator>piaochunri</dc:creator>
      <dc:date>2024-09-20T01:35:54Z</dc:date>
    </item>
    <item>
      <title>回复： S32G IPCF M core</title>
      <link>https://community.nxp.com/t5/S32G/S32G-IPCF-M-core/m-p/1958239#M10841</link>
      <description>&lt;P&gt;Hello piaochunri,&lt;/P&gt;
&lt;P&gt;The occurrence of kernel panic may be related to your manual compilation. We cannot reproduce your problem well. Can you try using the prebuilt image to see if the above problem still occurs?&amp;nbsp;Or you can identify which module is at fault by replacing modules one by one.&lt;/P&gt;
&lt;P&gt;Best Regards,&lt;/P&gt;
&lt;P&gt;Celeste&lt;/P&gt;</description>
      <pubDate>Fri, 20 Sep 2024 02:51:26 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32G/S32G-IPCF-M-core/m-p/1958239#M10841</guid>
      <dc:creator>Celeste_Liu</dc:creator>
      <dc:date>2024-09-20T02:51:26Z</dc:date>
    </item>
    <item>
      <title>回复： S32G IPCF M core</title>
      <link>https://community.nxp.com/t5/S32G/S32G-IPCF-M-core/m-p/1958311#M10844</link>
      <description>&lt;P&gt;I used the rootfs and kernel source generated in the yocto.I built the image and dtb &lt;SPAN&gt;manually (fix phy config),but I did not changed the ipcf ko files generated in the rootfs.And when I installed the ko file .It still got panic..&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;root@s32g399ardb3:/lib/modules/5.15.145-rt73+g3a3fafb13baa+p1/extra# insmod ipc-shm-dev.ko&lt;BR /&gt;root@s32g399ardb3:/lib/modules/5.15.145-rt73+g3a3fafb13baa+p1/extra# insmod ipc-shm-sample.ko&lt;BR /&gt;[ 7.494024] pfeng 46000000.pfe: HIF2 started&lt;BR /&gt;[ 7.589045] pfeng 46000000.pfe pfe2: PHY [PFEng Ethernet MDIO.2:03] driver [mv88Q2112] (irq=POLL)&lt;BR /&gt;[ 7.589070] pfeng 46000000.pfe pfe2: configuring for phy/rgmii-id link mode&lt;BR /&gt;[ 7.591039] pfeng 46000000.pfe: HIF1 started&lt;BR /&gt;[ 7.691887] pfeng 46000000.pfe pfe1: PHY [PFEng Ethernet MDIO.1:03] driver [mv88Q2112] (irq=POLL)&lt;BR /&gt;[ 7.691913] pfeng 46000000.pfe pfe1: configuring for phy/rgmii-id link mode&lt;BR /&gt;[ 7.694032] pfeng 46000000.pfe: HIF0 started&lt;BR /&gt;[ 7.694050] pfeng 46000000.pfe pfe0: configuring for fixed/sgmii link mode&lt;BR /&gt;[ 7.694413] pfeng 46000000.pfe pfe0: Link is Up - 1Gbps/Full - flow control off&lt;BR /&gt;[ 7.694616] IPv6: ADDRCONF(NETDEV_CHANGE): pfe0: link becomes ready&lt;BR /&gt;[ 7.740501] pfeng 46000000.pfe pfe1: Set TX clock to 125000000Hz&lt;BR /&gt;[ 7.740539] pfeng 46000000.pfe pfe1: Link is Up - 1Gbps/Full - flow control off&lt;BR /&gt;[ 7.740564] IPv6: ADDRCONF(NETDEV_CHANGE): pfe1: link becomes ready&lt;BR /&gt;[ 41.180243] SError Interrupt on CPU1, code 0x00000000bf000002 -- SError&lt;BR /&gt;[ 41.180262] CPU: 1 PID: 381 Comm: insmod Tainted: G O 5.15.145-rt73+g3a3fafb13baa+p1 #1&lt;BR /&gt;[ 41.180270] Hardware name: NXP S32G399A-RDB3 (DT)&lt;BR /&gt;[ 41.180275] pstate: 60000005 (nZCv daif -PAN -UAO -TCO -DIT -SSBS BTYPE=--)&lt;BR /&gt;[ 41.180281] pc : ipc_shm_init+0x424/0x8b0 [ipc_shm_dev]&lt;BR /&gt;[ 41.180300] lr : ipc_shm_init+0x11c/0x8b0 [ipc_shm_dev]&lt;BR /&gt;[ 41.180310] sp : ffffffc0096eb9d0&lt;BR /&gt;[ 41.180313] x29: ffffffc0096eba60 x28: ffffffc000990078 x27: 0000000000000000&lt;BR /&gt;[ 41.180326] x26: 0000000000000000 x25: ffffffc000988340 x24: ffffffc00b100008&lt;BR /&gt;[ 41.180334] x23: ffffffc000988348 x22: 0000000000000000 x21: ffffffc00b100008&lt;BR /&gt;[ 41.180343] x20: ffffffc0009900b8 x19: 00000000000008d0 x18: ffffffffffffffff&lt;BR /&gt;[ 41.180352] x17: 0000000000000000 x16: 0000000000000000 x15: ffffffc0896eb85d&lt;BR /&gt;[ 41.180360] x14: 0000000000000001 x13: 007473696c5f7974 x12: 696e696666615f65&lt;BR /&gt;[ 41.180368] x11: 0000000000000040 x10: ffffffc008d91290 x9 : 0000000000000000&lt;BR /&gt;[ 41.180377] x8 : ffffff88011f9900 x7 : 0000000000000009 x6 : 000000000000024e&lt;BR /&gt;[ 41.180386] x5 : 0000000000000008 x4 : ffffff880123f5c8 x3 : 0000000000000000&lt;BR /&gt;[ 41.180395] x2 : 0000000000000003 x1 : 0000000000000001 x0 : ffffffc000988340&lt;BR /&gt;[ 41.180406] Kernel panic - not syncing:&lt;BR /&gt;[ 41.180408] Asynchronous SError Interrupt&lt;BR /&gt;[ 42.180556] SMP: stopping secondary CPUs&lt;BR /&gt;[ 42.388550] Kernel Offset: disabled&lt;BR /&gt;[ 42.392015] CPU features: 0x8,00002001,20000842&lt;BR /&gt;[ 42.396530] Memory Limit: none&lt;BR /&gt;[ 42.399572] ---[ end Kernel panic - not syncing: Asynchronous SError Interrupt ]---&lt;BR /&gt;&lt;/SPAN&gt;&lt;/P&gt;</description>
      <pubDate>Fri, 20 Sep 2024 04:00:47 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32G/S32G-IPCF-M-core/m-p/1958311#M10844</guid>
      <dc:creator>piaochunri</dc:creator>
      <dc:date>2024-09-20T04:00:47Z</dc:date>
    </item>
    <item>
      <title>回复： S32G IPCF M core</title>
      <link>https://community.nxp.com/t5/S32G/S32G-IPCF-M-core/m-p/1958639#M10852</link>
      <description>&lt;P&gt;Hello,&lt;/P&gt;
&lt;DIV class="auto-hide-last-sibling-br paragraph-u1TS5p paragraph-element br-paragraph-space"&gt;Regarding the kernel panic situation you encountered, can you try the following method and see if it is useful for you:&lt;/DIV&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;DIV class="auto-hide-last-sibling-br paragraph-u1TS5p paragraph-element br-paragraph-space"&gt;Originally, we had the following steps to load the binary first in DDRAM and then in SRAM:&lt;/DIV&gt;
&lt;DIV class="auto-hide-last-sibling-br paragraph-u1TS5p paragraph-element br-paragraph-space"&gt;&lt;LI-CODE lang="markup"&gt;fatload mmc 0:1 0x80000000 IPCF_Example_S32G274A_M7_0.bin
cp.b 0x80000000 0x34300000 0x300000&lt;/LI-CODE&gt;&lt;/DIV&gt;
&lt;DIV class="auto-hide-last-sibling-br paragraph-u1TS5p paragraph-element br-paragraph-space"&gt;However, instead of running the above two commands, we ran the following command to load directly into SRAM:&lt;/DIV&gt;
&lt;DIV class="auto-hide-last-sibling-br paragraph-u1TS5p paragraph-element br-paragraph-space"&gt;&lt;LI-CODE lang="markup"&gt;fatload mmc 0:3 0x34300000 IPCF_Example_S32G274A_M7_0.bin&lt;/LI-CODE&gt;&lt;/DIV&gt;
&lt;DIV class="auto-hide-last-sibling-br paragraph-u1TS5p paragraph-element br-paragraph-space"&gt;Please check and see if this has any effect.&lt;/DIV&gt;
&lt;DIV class="auto-hide-last-sibling-br paragraph-u1TS5p paragraph-element br-paragraph-space"&gt;&amp;nbsp;&lt;/DIV&gt;
&lt;DIV class="auto-hide-last-sibling-br paragraph-u1TS5p paragraph-element br-paragraph-space"&gt;Best Regards,&lt;/DIV&gt;
&lt;DIV class="auto-hide-last-sibling-br paragraph-u1TS5p paragraph-element br-paragraph-space"&gt;Celeste&lt;/DIV&gt;</description>
      <pubDate>Fri, 01 Nov 2024 07:24:19 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32G/S32G-IPCF-M-core/m-p/1958639#M10852</guid>
      <dc:creator>Celeste_Liu</dc:creator>
      <dc:date>2024-11-01T07:24:19Z</dc:date>
    </item>
    <item>
      <title>回复： S32G IPCF M core</title>
      <link>https://community.nxp.com/t5/S32G/S32G-IPCF-M-core/m-p/1958676#M10853</link>
      <description>&lt;P&gt;Yes.The problem has been solved after I used IPCF4.10 of M core.&lt;/P&gt;&lt;P&gt;Thank you !&lt;/P&gt;</description>
      <pubDate>Fri, 20 Sep 2024 09:31:16 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32G/S32G-IPCF-M-core/m-p/1958676#M10853</guid>
      <dc:creator>piaochunri</dc:creator>
      <dc:date>2024-09-20T09:31:16Z</dc:date>
    </item>
    <item>
      <title>回复： S32G IPCF M core</title>
      <link>https://community.nxp.com/t5/S32G/S32G-IPCF-M-core/m-p/1958683#M10854</link>
      <description>&lt;P&gt;Dear&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/234458"&gt;@piaochunri&lt;/a&gt;&amp;nbsp;,&lt;/P&gt;
&lt;P&gt;Yes, I was just about to explain to you that the IPCF versions of the A core and the M core should be the same. The following figure is the result when I use IPCF 4.9.0 for both. I am very glad that your problem has been solved.&lt;/P&gt;
&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="Celeste_Liu_0-1726824915451.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/300362i95724A3652F4EA80/image-size/medium?v=v2&amp;amp;px=400" role="button" title="Celeste_Liu_0-1726824915451.png" alt="Celeste_Liu_0-1726824915451.png" /&gt;&lt;/span&gt;&lt;/P&gt;
&lt;P&gt;Best Regards,&lt;/P&gt;
&lt;P&gt;Celeste&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Fri, 20 Sep 2024 09:36:04 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32G/S32G-IPCF-M-core/m-p/1958683#M10854</guid>
      <dc:creator>Celeste_Liu</dc:creator>
      <dc:date>2024-09-20T09:36:04Z</dc:date>
    </item>
    <item>
      <title>回复： S32G IPCF M core</title>
      <link>https://community.nxp.com/t5/S32G/S32G-IPCF-M-core/m-p/1990389#M11633</link>
      <description>Hello &lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/237877"&gt;@Celeste_Liu&lt;/a&gt;&lt;BR /&gt;How could I get IPCF 4.9 for M core ? to use it in S32DS</description>
      <pubDate>Thu, 07 Nov 2024 17:24:57 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32G/S32G-IPCF-M-core/m-p/1990389#M11633</guid>
      <dc:creator>MohamedAbdelslam</dc:creator>
      <dc:date>2024-11-07T17:24:57Z</dc:date>
    </item>
  </channel>
</rss>

