<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: How to set SJA1110 100BASE-T1 PHY Master/Slave? in S32G</title>
    <link>https://community.nxp.com/t5/S32G/How-to-set-SJA1110-100BASE-T1-PHY-Master-Slave/m-p/1984413#M11528</link>
    <description>&lt;P&gt;Hello, &lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/75590"&gt;@liujialu_2024&lt;/a&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Thanks for your clarification and sorry for my previous misunderstanding on it.&lt;/P&gt;
&lt;P&gt;I could understand now that you are interested in the PHY Master/Slave, as far as I know,&amp;nbsp;&lt;SPAN class="fontstyle0"&gt; PHY management for these ports can be done only from SJA1110 firmware, I do not think it could not be set from Linux user space directly with default S32G BSP.&lt;/SPAN&gt; &lt;BR style="font-style: normal; font-variant: normal; font-weight: normal; letter-spacing: normal; line-height: normal; orphans: 2; text-align: -webkit-auto; text-indent: 0px; text-transform: none; white-space: normal; widows: 2; word-spacing: 0px; -webkit-text-size-adjust: auto; -webkit-text-stroke-width: 0px;" /&gt;Actually the issue is not directly related with S32G, but SJA1110, for detailes, I suggest post your questions to the following board:&lt;/P&gt;
&lt;P&gt;&lt;A href="https://community.nxp.com/t5/Other-NXP-Products/bd-p/other" target="_blank" rel="noopener"&gt;https://community.nxp.com/t5/Other-NXP-Products/bd-p/other&lt;/A&gt;&lt;/P&gt;
&lt;P&gt;There should be more professional support for the internal components/features of SJA1110 itself.&lt;/P&gt;
&lt;P&gt;I apologize for your inconvenience.&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;BR&lt;/P&gt;
&lt;P&gt;Chenyin&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
    <pubDate>Wed, 30 Oct 2024 07:09:40 GMT</pubDate>
    <dc:creator>chenyin_h</dc:creator>
    <dc:date>2024-10-30T07:09:40Z</dc:date>
    <item>
      <title>How to set SJA1110 100BASE-T1 PHY Master/Slave?</title>
      <link>https://community.nxp.com/t5/S32G/How-to-set-SJA1110-100BASE-T1-PHY-Master-Slave/m-p/1979606#M11382</link>
      <description>&lt;P&gt;On board &lt;LI-PRODUCT title="S32G-VNP-RDB2" id="S32G-VNP-RDB2"&gt;&lt;/LI-PRODUCT&gt; , BSP 42.0.&lt;/P&gt;&lt;P&gt;How to set SJA1110 100BASE-T1 PHY master/slave in Linux user space?&lt;/P&gt;</description>
      <pubDate>Wed, 23 Oct 2024 01:13:46 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32G/How-to-set-SJA1110-100BASE-T1-PHY-Master-Slave/m-p/1979606#M11382</guid>
      <dc:creator>liujialu_2024</dc:creator>
      <dc:date>2024-10-23T01:13:46Z</dc:date>
    </item>
    <item>
      <title>Re: How to set SJA1110 100BASE-T1 PHY Master/Slave?</title>
      <link>https://community.nxp.com/t5/S32G/How-to-set-SJA1110-100BASE-T1-PHY-Master-Slave/m-p/1982725#M11484</link>
      <description>&lt;P&gt;Hello, &lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/75590"&gt;@liujialu_2024&lt;/a&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Thanks for your post.&lt;/P&gt;
&lt;P&gt;For enabling the master/slave feature on RDB2, you may reference the chapter 7.3.4 from BSP42.0 UM.&lt;/P&gt;
&lt;P&gt;PFE master/slave is the function for PFE, on RDB2, by default, the PFE0 connect to the SJA1110, then the T100 port from sja1110 could be used for testing this feature.&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;BR&lt;/P&gt;
&lt;P&gt;Chenyin&lt;/P&gt;</description>
      <pubDate>Mon, 28 Oct 2024 06:41:16 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32G/How-to-set-SJA1110-100BASE-T1-PHY-Master-Slave/m-p/1982725#M11484</guid>
      <dc:creator>chenyin_h</dc:creator>
      <dc:date>2024-10-28T06:41:16Z</dc:date>
    </item>
    <item>
      <title>Re: How to set SJA1110 100BASE-T1 PHY Master/Slave?</title>
      <link>https://community.nxp.com/t5/S32G/How-to-set-SJA1110-100BASE-T1-PHY-Master-Slave/m-p/1982757#M11485</link>
      <description>&lt;P&gt;Thanks for your reply.&lt;/P&gt;&lt;P&gt;But "pfe-slave" is not "100BASE-T1 slave".&lt;/P&gt;&lt;P&gt;My question is how to set the 100BASE-T1 PHYs in SJA1110 to Master/Slave Mode.&lt;/P&gt;</description>
      <pubDate>Mon, 28 Oct 2024 07:01:01 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32G/How-to-set-SJA1110-100BASE-T1-PHY-Master-Slave/m-p/1982757#M11485</guid>
      <dc:creator>liujialu_2024</dc:creator>
      <dc:date>2024-10-28T07:01:01Z</dc:date>
    </item>
    <item>
      <title>Re: How to set SJA1110 100BASE-T1 PHY Master/Slave?</title>
      <link>https://community.nxp.com/t5/S32G/How-to-set-SJA1110-100BASE-T1-PHY-Master-Slave/m-p/1983760#M11513</link>
      <description>&lt;P&gt;Hello, &lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/75590"&gt;@liujialu_2024&lt;/a&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;&lt;SPAN&gt;Thanks for your reply.&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&lt;SPAN&gt;PFE master/slave is a feature of PFE(A IP of S32G), while the 100BASE-T1 is a PHY(included in the SJA1110 Switch).&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&lt;SPAN&gt;There is not a feature called "100BASE-T1 slave".&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&lt;SPAN&gt;On RDBs, the PFE0 connected to port4 of the SJA1110 by default, while the PFE0 is configured as multi-instance(for example, M core master, A core slave), for example in one configuration, T100BASE-T1(port6) is connected to the network segment that targeted to the A core side, AR8035 PHY(port 2) connected to the network segment that targeted to the M core side,&amp;nbsp; then the traffic from T100BASE-T1 could be routed to the port4, then to A core via PFE0(PFE-slave),while the traffic from AR8035 could be routed to M core side also via PFE0(PFE master).&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&lt;SPAN&gt;Hope it will help.&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&lt;SPAN&gt;&amp;nbsp;&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&lt;SPAN&gt;BR&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&lt;SPAN&gt;Chenyin&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Tue, 29 Oct 2024 10:39:38 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32G/How-to-set-SJA1110-100BASE-T1-PHY-Master-Slave/m-p/1983760#M11513</guid>
      <dc:creator>chenyin_h</dc:creator>
      <dc:date>2024-10-29T10:39:38Z</dc:date>
    </item>
    <item>
      <title>Re: How to set SJA1110 100BASE-T1 PHY Master/Slave?</title>
      <link>https://community.nxp.com/t5/S32G/How-to-set-SJA1110-100BASE-T1-PHY-Master-Slave/m-p/1984286#M11522</link>
      <description>&lt;P&gt;In SJA1110 User Manual (um549820-UM11107 Software User Manual for SJA1110(2.0).pdf)&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="liujialu_2024_0-1730252742927.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/307588i8B7EF0348F0096DB/image-size/medium?v=v2&amp;amp;px=400" role="button" title="liujialu_2024_0-1730252742927.png" alt="liujialu_2024_0-1730252742927.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;How can I set/clear the bit 14 of B100T1_PMA_CONTROL register in Linux user space?&lt;/P&gt;&lt;P&gt;note: the reigster is used to set the mode of 100BASE-T1 PHY (Master / Slave)&lt;/P&gt;&lt;P&gt;the mode is initialized by the pin strapping (PHY_M_Sx)&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="liujialu_2024_1-1730253026109.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/307590i4D5943144B7BB8E8/image-size/medium?v=v2&amp;amp;px=400" role="button" title="liujialu_2024_1-1730253026109.png" alt="liujialu_2024_1-1730253026109.png" /&gt;&lt;/span&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="liujialu_2024_2-1730253061855.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/307592i8CB7509EAB8E9D39/image-size/medium?v=v2&amp;amp;px=400" role="button" title="liujialu_2024_2-1730253061855.png" alt="liujialu_2024_2-1730253061855.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Wed, 30 Oct 2024 01:51:42 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32G/How-to-set-SJA1110-100BASE-T1-PHY-Master-Slave/m-p/1984286#M11522</guid>
      <dc:creator>liujialu_2024</dc:creator>
      <dc:date>2024-10-30T01:51:42Z</dc:date>
    </item>
    <item>
      <title>Re: How to set SJA1110 100BASE-T1 PHY Master/Slave?</title>
      <link>https://community.nxp.com/t5/S32G/How-to-set-SJA1110-100BASE-T1-PHY-Master-Slave/m-p/1984413#M11528</link>
      <description>&lt;P&gt;Hello, &lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/75590"&gt;@liujialu_2024&lt;/a&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Thanks for your clarification and sorry for my previous misunderstanding on it.&lt;/P&gt;
&lt;P&gt;I could understand now that you are interested in the PHY Master/Slave, as far as I know,&amp;nbsp;&lt;SPAN class="fontstyle0"&gt; PHY management for these ports can be done only from SJA1110 firmware, I do not think it could not be set from Linux user space directly with default S32G BSP.&lt;/SPAN&gt; &lt;BR style="font-style: normal; font-variant: normal; font-weight: normal; letter-spacing: normal; line-height: normal; orphans: 2; text-align: -webkit-auto; text-indent: 0px; text-transform: none; white-space: normal; widows: 2; word-spacing: 0px; -webkit-text-size-adjust: auto; -webkit-text-stroke-width: 0px;" /&gt;Actually the issue is not directly related with S32G, but SJA1110, for detailes, I suggest post your questions to the following board:&lt;/P&gt;
&lt;P&gt;&lt;A href="https://community.nxp.com/t5/Other-NXP-Products/bd-p/other" target="_blank" rel="noopener"&gt;https://community.nxp.com/t5/Other-NXP-Products/bd-p/other&lt;/A&gt;&lt;/P&gt;
&lt;P&gt;There should be more professional support for the internal components/features of SJA1110 itself.&lt;/P&gt;
&lt;P&gt;I apologize for your inconvenience.&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;BR&lt;/P&gt;
&lt;P&gt;Chenyin&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Wed, 30 Oct 2024 07:09:40 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32G/How-to-set-SJA1110-100BASE-T1-PHY-Master-Slave/m-p/1984413#M11528</guid>
      <dc:creator>chenyin_h</dc:creator>
      <dc:date>2024-10-30T07:09:40Z</dc:date>
    </item>
    <item>
      <title>Re: How to set SJA1110 100BASE-T1 PHY Master/Slave?</title>
      <link>https://community.nxp.com/t5/S32G/How-to-set-SJA1110-100BASE-T1-PHY-Master-Slave/m-p/1985129#M11538</link>
      <description>&lt;P&gt;for example, the wires "100BASE-T1 TRX8" of J53 Cable on the board.&lt;/P&gt;&lt;P&gt;after enable DSA and up the interface trx8(default in slave mode), set it to be master mode like this:&lt;/P&gt;&lt;LI-CODE lang="markup"&gt;ethtool -s trx8 master-slave forced-master&lt;/LI-CODE&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Thu, 31 Oct 2024 01:22:03 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32G/How-to-set-SJA1110-100BASE-T1-PHY-Master-Slave/m-p/1985129#M11538</guid>
      <dc:creator>liujialu_2024</dc:creator>
      <dc:date>2024-10-31T01:22:03Z</dc:date>
    </item>
  </channel>
</rss>

