<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic MMU in S32G</title>
    <link>https://community.nxp.com/t5/S32G/MMU/m-p/1495503#M1075</link>
    <description>&lt;P&gt;Hello!&lt;/P&gt;&lt;P&gt;Does&amp;nbsp;Cortex-M7 cores of S32K3/S32G2 have MMU (or may use MMU) for XCP?&amp;nbsp;&lt;/P&gt;</description>
    <pubDate>Tue, 26 Jul 2022 09:45:58 GMT</pubDate>
    <dc:creator>mengyang</dc:creator>
    <dc:date>2022-07-26T09:45:58Z</dc:date>
    <item>
      <title>MMU</title>
      <link>https://community.nxp.com/t5/S32G/MMU/m-p/1495503#M1075</link>
      <description>&lt;P&gt;Hello!&lt;/P&gt;&lt;P&gt;Does&amp;nbsp;Cortex-M7 cores of S32K3/S32G2 have MMU (or may use MMU) for XCP?&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Tue, 26 Jul 2022 09:45:58 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32G/MMU/m-p/1495503#M1075</guid>
      <dc:creator>mengyang</dc:creator>
      <dc:date>2022-07-26T09:45:58Z</dc:date>
    </item>
    <item>
      <title>Re: MMU</title>
      <link>https://community.nxp.com/t5/S32G/MMU/m-p/1496431#M1078</link>
      <description>&lt;P&gt;Hello mengyang,&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Every core of A53 has MMU.&lt;/P&gt;
&lt;P&gt;Regards&lt;/P&gt;</description>
      <pubDate>Wed, 27 Jul 2022 13:41:05 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32G/MMU/m-p/1496431#M1078</guid>
      <dc:creator>Bio_TICFSL</dc:creator>
      <dc:date>2022-07-27T13:41:05Z</dc:date>
    </item>
  </channel>
</rss>

