<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: S32K358 + FS26: FS0B not released after initialization / Debug voltage issue in Power Management</title>
    <link>https://community.nxp.com/t5/Power-Management/S32K358-FS26-FS0B-not-released-after-initialization-Debug/m-p/2343805#M5116</link>
    <description>&lt;P&gt;Hello&amp;nbsp;thorben_kamp&lt;/P&gt;
&lt;P&gt;Good Day!&lt;/P&gt;
&lt;P&gt;1.- There is no FS26‑specific analyzer, but you can use FS26 registers (FS_STATES, FS_DIAG_SFATY, etc.) as the only “internal visibility” the chip provides.&lt;/P&gt;
&lt;P&gt;Debug mode entry can be verified with the bit DBG_MODE in FS_STATES register (latched information). DBG_MODE bit must be equal to ‘0’ in application mode.&lt;/P&gt;
&lt;P&gt;2.- &amp;nbsp;yes&lt;/P&gt;
&lt;P&gt;When FAULT_DFS_EN_OTP = 1 the device enters the Deep Fail Safe state upon detection of an RSTB or FS0B fault, regardless of the actual states of the RSTB or FS0B pins&lt;/P&gt;
&lt;P&gt;En la version complete de la datasheet (que se encuentra en secure files) puedes encontrar todos los registros que se ven afectados o que afectan a FS0B&lt;/P&gt;
&lt;P&gt;3.-&lt;/P&gt;
&lt;P&gt;A watchdog refresh must occur only in the open window. Refreshing too early or too late creates a new safety event, incrementing the fault counter.&lt;/P&gt;
&lt;P&gt;This prevents the error counter from decreasing, therefore blocking FS0B release.&lt;/P&gt;
&lt;P&gt;4.-&lt;/P&gt;
&lt;P&gt;the FS26 enters DEBUG mode only if the debug pin voltage VDBG (2.5–6 V) is applied before VSUP.&lt;/P&gt;
&lt;P&gt;If the FS26 thinks it entered DEBUG mode, the internal debug‑voltage status bit remains active even when the external pin later falls to 0 V.&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;I hope this information has helped you, please let me know if you need help with anything else.&lt;/P&gt;
&lt;P&gt;Have a great day and best of luck.&lt;/P&gt;</description>
    <pubDate>Wed, 01 Apr 2026 18:31:21 GMT</pubDate>
    <dc:creator>RafaR</dc:creator>
    <dc:date>2026-04-01T18:31:21Z</dc:date>
    <item>
      <title>S32K358 + FS26: FS0B not released after initialization / Debug voltage issue</title>
      <link>https://community.nxp.com/t5/Power-Management/S32K358-FS26-FS0B-not-released-after-initialization-Debug/m-p/2343704#M5112</link>
      <description>&lt;P&gt;we are currently working with the S32K358 and the FS26 and are facing some issues during the initialization of the FS26 SBC.&lt;/P&gt;&lt;P&gt;Our setup:&lt;/P&gt;&lt;UL&gt;&lt;LI&gt;RTD AUTOSAR 4.7&lt;/LI&gt;&lt;LI&gt;SBC Software Version 5.0.0&lt;/LI&gt;&lt;/UL&gt;&lt;P&gt;&lt;STRONG&gt;Debug voltage issue&lt;/STRONG&gt;&lt;/P&gt;&lt;P&gt;While debugging with our tracer, we noticed something unusual:&lt;BR /&gt;VDBG_VOLT_S is reported as 1, even though the measured debug voltage is around 0 V.&lt;/P&gt;&lt;P&gt;The picture shows the result of the Request.&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="Debug Pin Connected" style="width: 275px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/381077i6D5027FA51795095/image-dimensions/275x313?v=v2" width="275" height="313" role="button" title="Screenshot 2026-04-01 150359.png" alt="Debug Pin Connected" /&gt;&lt;span class="lia-inline-image-caption" onclick="event.preventDefault();"&gt;Debug Pin Connected&lt;/span&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&lt;STRONG&gt;FS0B not released after initialization&lt;/STRONG&gt;&lt;/P&gt;&lt;P&gt;After calling the initialization functions:&lt;/P&gt;&lt;P&gt;Sbc_fs26_Init(&amp;amp;Sbc_fs26_xConfig);&lt;BR /&gt;Sbc_fs26_InitDevice();&lt;/P&gt;&lt;P&gt;the fault line (FS0B) is not released as expected.&amp;nbsp;When analyzing the code, we noticed that in the function Sbc_fs26_FsxbRelease, the faults should be cleared via Sbc_fs26_ClearFaultErrorCounter(). However, this does not happen in our case. In the Attachements there is the clearFaultCounter routine. The last Messge shows that the counter is not decreased. Even after&amp;nbsp;&lt;SPAN&gt;Sbc_fs26_TimeWaitClearFault() the fault stays unchanged.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="0ce582d3-492f-4b9a-b526-f40323910c27.png" style="width: 999px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/381081i5AC097E890BB64E3/image-size/large?v=v2&amp;amp;px=999" role="button" title="0ce582d3-492f-4b9a-b526-f40323910c27.png" alt="0ce582d3-492f-4b9a-b526-f40323910c27.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;As a workaround, we currently:&lt;/P&gt;&lt;OL&gt;&lt;LI&gt;Call Sbc_fs26_DisableWatchdog() before releasing FS0B&lt;/LI&gt;&lt;LI&gt;Then reconfigure the watchdog window to 128 ms afterwards&lt;/LI&gt;&lt;/OL&gt;&lt;P&gt;We tried also to exit the debug mode similar to&amp;nbsp;&lt;SPAN&gt;Sbc_fs26_ExitDebugMode without success.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Questions:&lt;/P&gt;&lt;UL&gt;&lt;LI&gt;Are there any Analyzer for the FS26 to debug the trace?&lt;/LI&gt;&lt;LI&gt;Any experienced with a similar issue with FS0B not being released after initialization?&amp;nbsp;&lt;/LI&gt;&lt;LI&gt;Why would Sbc_fs26_ClearFaultErrorCounter() only work when the watchdog is disabled?&lt;/LI&gt;&lt;LI&gt;Why is the&amp;nbsp;VDBG_VOLT_S not 0 ?&lt;/LI&gt;&lt;/UL&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Wed, 01 Apr 2026 13:27:20 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Power-Management/S32K358-FS26-FS0B-not-released-after-initialization-Debug/m-p/2343704#M5112</guid>
      <dc:creator>thorben_kamp</dc:creator>
      <dc:date>2026-04-01T13:27:20Z</dc:date>
    </item>
    <item>
      <title>Re: S32K358 + FS26: FS0B not released after initialization / Debug voltage issue</title>
      <link>https://community.nxp.com/t5/Power-Management/S32K358-FS26-FS0B-not-released-after-initialization-Debug/m-p/2343710#M5113</link>
      <description>&lt;P&gt;here is the picture of the trace&amp;nbsp; again:&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt; &lt;/P&gt;</description>
      <pubDate>Wed, 01 Apr 2026 13:42:00 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Power-Management/S32K358-FS26-FS0B-not-released-after-initialization-Debug/m-p/2343710#M5113</guid>
      <dc:creator>thorben_kamp</dc:creator>
      <dc:date>2026-04-01T13:42:00Z</dc:date>
    </item>
    <item>
      <title>Re: S32K358 + FS26: FS0B not released after initialization / Debug voltage issue</title>
      <link>https://community.nxp.com/t5/Power-Management/S32K358-FS26-FS0B-not-released-after-initialization-Debug/m-p/2343805#M5116</link>
      <description>&lt;P&gt;Hello&amp;nbsp;thorben_kamp&lt;/P&gt;
&lt;P&gt;Good Day!&lt;/P&gt;
&lt;P&gt;1.- There is no FS26‑specific analyzer, but you can use FS26 registers (FS_STATES, FS_DIAG_SFATY, etc.) as the only “internal visibility” the chip provides.&lt;/P&gt;
&lt;P&gt;Debug mode entry can be verified with the bit DBG_MODE in FS_STATES register (latched information). DBG_MODE bit must be equal to ‘0’ in application mode.&lt;/P&gt;
&lt;P&gt;2.- &amp;nbsp;yes&lt;/P&gt;
&lt;P&gt;When FAULT_DFS_EN_OTP = 1 the device enters the Deep Fail Safe state upon detection of an RSTB or FS0B fault, regardless of the actual states of the RSTB or FS0B pins&lt;/P&gt;
&lt;P&gt;En la version complete de la datasheet (que se encuentra en secure files) puedes encontrar todos los registros que se ven afectados o que afectan a FS0B&lt;/P&gt;
&lt;P&gt;3.-&lt;/P&gt;
&lt;P&gt;A watchdog refresh must occur only in the open window. Refreshing too early or too late creates a new safety event, incrementing the fault counter.&lt;/P&gt;
&lt;P&gt;This prevents the error counter from decreasing, therefore blocking FS0B release.&lt;/P&gt;
&lt;P&gt;4.-&lt;/P&gt;
&lt;P&gt;the FS26 enters DEBUG mode only if the debug pin voltage VDBG (2.5–6 V) is applied before VSUP.&lt;/P&gt;
&lt;P&gt;If the FS26 thinks it entered DEBUG mode, the internal debug‑voltage status bit remains active even when the external pin later falls to 0 V.&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;I hope this information has helped you, please let me know if you need help with anything else.&lt;/P&gt;
&lt;P&gt;Have a great day and best of luck.&lt;/P&gt;</description>
      <pubDate>Wed, 01 Apr 2026 18:31:21 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Power-Management/S32K358-FS26-FS0B-not-released-after-initialization-Debug/m-p/2343805#M5116</guid>
      <dc:creator>RafaR</dc:creator>
      <dc:date>2026-04-01T18:31:21Z</dc:date>
    </item>
    <item>
      <title>Re: S32K358 + FS26: FS0B not released after initialization / Debug voltage issue</title>
      <link>https://community.nxp.com/t5/Power-Management/S32K358-FS26-FS0B-not-released-after-initialization-Debug/m-p/2346808#M5136</link>
      <description>Thanks for your reply.&lt;BR /&gt;to 2:&lt;BR /&gt;Thanks, we will check the register values&lt;BR /&gt;to 3:&lt;BR /&gt;Is there a recommended configuration in MCAL so that the fault line is released after initialization, without a workaround?</description>
      <pubDate>Wed, 08 Apr 2026 08:19:50 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Power-Management/S32K358-FS26-FS0B-not-released-after-initialization-Debug/m-p/2346808#M5136</guid>
      <dc:creator>thorben_kamp</dc:creator>
      <dc:date>2026-04-08T08:19:50Z</dc:date>
    </item>
  </channel>
</rss>

