MMPF0100 F0 and iMX6 Power Sequencing

markwilliams — Wed, 28 Feb 2018 15:47:29 GMT

Hi,

I am looking to use an MMPF0100 PMIC with F0 configuration for an iMX6 design. As I understand it the typical connections would be:

VDD_ARM_IN from SW1A/B

VDD_SOC_IN from SW1C

The F0 configuration enables SW1A/B 2ms prior to VDD_SOC_IN.

I am looking to use the internal POR so I see in the datasheet that: "VDD_SOC_IN can be supplied before VDD_ARM_IN with a max delay of 1ms".

With F0 configuration VDD_ARM_IN is supplied first (2ms before VDD_SOC_IN). Can I just verify that there are no time constraints supplying power in this order? The datasheet just mentions the 1ms when supplied the other way round.

Another post seemed to suggest that this still violated the datasheet but I cannot see why.

Thanks, Mark

Re: MMPF0100 F0 and iMX6 Power Sequencing

reyes — Thu, 01 Mar 2018 17:21:31 GMT

Hi Mark,

The default sequence on the F0 version of the PMIC should not cause any problem with your system.

As you can see in the SABRE i.Mx6 schematic (which can downloaded from here), we use this configuration with this power up sequence in our development boards and works as expected.

Regards,

Jose

NXP Semiconductor

Power ManagementのトピックRe: MMPF0100 F0 and iMX6 Power Sequencing

MMPF0100 F0 and iMX6 Power Sequencing

Re: MMPF0100 F0 and iMX6 Power Sequencing