<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic FS6500 DIAG_SPI register at startup in Power Management</title>
    <link>https://community.nxp.com/t5/Power-Management/FS6500-DIAG-SPI-register-at-startup/m-p/1860785#M3477</link>
    <description>&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;Is it normal for the field SPI_REQ of the register DIAG_SPI for the FS6500 to be at 1 after a LPOFF state? This LPOFF state lasts more than 5 seconds lets say because if the return to NORMAL state is done fast with IO_0 for example, the field stays at 0.&lt;/P&gt;&lt;P&gt;This is the case after initializing the chip using the function fs65_init of the driver from NXP. Even before the initialization, this field is still at 1.&amp;nbsp;&lt;/P&gt;&lt;P&gt;Thanks.&lt;/P&gt;</description>
    <pubDate>Tue, 07 May 2024 19:02:00 GMT</pubDate>
    <dc:creator>iba1</dc:creator>
    <dc:date>2024-05-07T19:02:00Z</dc:date>
    <item>
      <title>FS6500 DIAG_SPI register at startup</title>
      <link>https://community.nxp.com/t5/Power-Management/FS6500-DIAG-SPI-register-at-startup/m-p/1860785#M3477</link>
      <description>&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;Is it normal for the field SPI_REQ of the register DIAG_SPI for the FS6500 to be at 1 after a LPOFF state? This LPOFF state lasts more than 5 seconds lets say because if the return to NORMAL state is done fast with IO_0 for example, the field stays at 0.&lt;/P&gt;&lt;P&gt;This is the case after initializing the chip using the function fs65_init of the driver from NXP. Even before the initialization, this field is still at 1.&amp;nbsp;&lt;/P&gt;&lt;P&gt;Thanks.&lt;/P&gt;</description>
      <pubDate>Tue, 07 May 2024 19:02:00 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Power-Management/FS6500-DIAG-SPI-register-at-startup/m-p/1860785#M3477</guid>
      <dc:creator>iba1</dc:creator>
      <dc:date>2024-05-07T19:02:00Z</dc:date>
    </item>
    <item>
      <title>Re: FS6500 DIAG_SPI register at startup</title>
      <link>https://community.nxp.com/t5/Power-Management/FS6500-DIAG-SPI-register-at-startup/m-p/1860888#M3478</link>
      <description>&lt;P&gt;Hi&lt;/P&gt;
&lt;P&gt;&lt;SPAN&gt;I had replied to your case 00616382 for this topic,please let me know if you still have any issue.&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&lt;SPAN&gt;Here I tested the SBC in the LPOFF mode and stay last above 5s then wake up still no found the SPI_RE bit set as '1'.&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&lt;SPAN&gt;1: You can check the SPI_RE bit value in normal mode without operate the INIT related registers any more:&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="guoweisun_0-1715145580697.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/277630iAB6E581A70A5DE48/image-size/medium?v=v2&amp;amp;px=400" role="button" title="guoweisun_0-1715145580697.png" alt="guoweisun_0-1715145580697.png" /&gt;&lt;/span&gt;&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;&lt;SPAN&gt;2: set command to enter into LPOFF mode,then wake up,read&amp;nbsp;SPI_RE bit again.&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&lt;SPAN&gt;3: pay attention that during the INIT phase don't operation others registers except above picture showed five registers,otherwise SPI_RE will set as '1'.&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Wed, 08 May 2024 05:23:52 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Power-Management/FS6500-DIAG-SPI-register-at-startup/m-p/1860888#M3478</guid>
      <dc:creator>guoweisun</dc:creator>
      <dc:date>2024-05-08T05:23:52Z</dc:date>
    </item>
  </channel>
</rss>

