<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>Power ManagementのトピックFS26 unconnected pins</title>
    <link>https://community.nxp.com/t5/Power-Management/FS26-unconnected-pins/m-p/1706686#M2878</link>
    <description>&lt;P&gt;Hi Team,&lt;/P&gt;&lt;P&gt;We are using FS2600D. This do not have Tracker 2 and&amp;nbsp;FS1B as seen in datasheet.&lt;/P&gt;&lt;P&gt;So regarding pin 5 (TRK2), pin12 (FS1B) and pin38 (n.c):&lt;/P&gt;&lt;P&gt;1) Does these pins have any internal connection or is it physically no connection.&lt;/P&gt;&lt;P&gt;2) Should I leave these floating. Or put a capacitor for immunity on these pins.&lt;/P&gt;&lt;P&gt;Basically we don't want to risk EMI noises on these unused pins affecting the IC functionality.&lt;/P&gt;&lt;P&gt;Looking forward for answers and recommendations.&lt;/P&gt;</description>
    <pubDate>Thu, 17 Aug 2023 13:46:23 GMT</pubDate>
    <dc:creator>MVCJ</dc:creator>
    <dc:date>2023-08-17T13:46:23Z</dc:date>
    <item>
      <title>FS26 unconnected pins</title>
      <link>https://community.nxp.com/t5/Power-Management/FS26-unconnected-pins/m-p/1706686#M2878</link>
      <description>&lt;P&gt;Hi Team,&lt;/P&gt;&lt;P&gt;We are using FS2600D. This do not have Tracker 2 and&amp;nbsp;FS1B as seen in datasheet.&lt;/P&gt;&lt;P&gt;So regarding pin 5 (TRK2), pin12 (FS1B) and pin38 (n.c):&lt;/P&gt;&lt;P&gt;1) Does these pins have any internal connection or is it physically no connection.&lt;/P&gt;&lt;P&gt;2) Should I leave these floating. Or put a capacitor for immunity on these pins.&lt;/P&gt;&lt;P&gt;Basically we don't want to risk EMI noises on these unused pins affecting the IC functionality.&lt;/P&gt;&lt;P&gt;Looking forward for answers and recommendations.&lt;/P&gt;</description>
      <pubDate>Thu, 17 Aug 2023 13:46:23 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Power-Management/FS26-unconnected-pins/m-p/1706686#M2878</guid>
      <dc:creator>MVCJ</dc:creator>
      <dc:date>2023-08-17T13:46:23Z</dc:date>
    </item>
    <item>
      <title>Re: FS26 unconnected pins</title>
      <link>https://community.nxp.com/t5/Power-Management/FS26-unconnected-pins/m-p/1706772#M2879</link>
      <description>&lt;P&gt;Hello &lt;A id="link_6" class="lia-link-navigation lia-page-link lia-user-name-link" href="https://community.nxp.com/t5/user/viewprofilepage/user-id/221819" target="_self" aria-label="View Profile of MVCJ"&gt;&lt;SPAN class=""&gt;MVCJ&lt;/SPAN&gt;&lt;/A&gt;,&lt;/P&gt;
&lt;P&gt;I hope all is great with you. Thank you for using the NXP communities.&lt;/P&gt;
&lt;P&gt;Please review the recommended connection in case such pins are not used.&lt;/P&gt;
&lt;P&gt;&lt;STRONG&gt;TRK2&lt;/STRONG&gt; - Open - TRK2 to be configured OFF for power up sequence TRK2_SLOT_OTP[2:0] = 111&lt;/P&gt;
&lt;P&gt;&lt;STRONG&gt;FS1B&lt;/STRONG&gt; - Open - 2 MΩ internal pulldown&lt;/P&gt;
&lt;P&gt;&lt;STRONG&gt;NC&lt;/STRONG&gt; – Not applicable&lt;/P&gt;
&lt;P&gt;You may find further information at Table 4 from the datasheet.&lt;/P&gt;
&lt;P&gt;Those pins (TRK2 and FSIB) have internal connections. You can find detailed information at the application note &lt;STRONG&gt;AN12995&lt;/STRONG&gt; (NXP FS26 Hardware Guidelines) from your secure files.&lt;/P&gt;
&lt;P&gt;I hope this information helps.&lt;/P&gt;
&lt;P&gt;Regards,&lt;/P&gt;
&lt;P&gt;David&lt;/P&gt;</description>
      <pubDate>Thu, 17 Aug 2023 15:48:55 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Power-Management/FS26-unconnected-pins/m-p/1706772#M2879</guid>
      <dc:creator>diazmarin09</dc:creator>
      <dc:date>2023-08-17T15:48:55Z</dc:date>
    </item>
  </channel>
</rss>

