<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Three Generations of Safety Power Management ICs in Power Management</title>
    <link>https://community.nxp.com/t5/Power-Management/Three-Generations-of-Safety-Power-Management-ICs/m-p/867079#M235</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;NXP's scalable safety power management portfolio&amp;nbsp;combines safety features with&amp;nbsp;device flexibility built on two pillars: safety process during the development phase and&amp;nbsp;proven ASIL D safety architectures.&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/76584i5B1FA4FFD221244D/image-size/large?v=v2&amp;amp;px=999" title="pastedImage_3.png" alt="pastedImage_3.png" /&gt;&lt;/span&gt;&lt;A class="jx-jive-macro-user" href="https://community.nxp.com/people/vl"&gt;vl&lt;/A&gt;‌;#MosaIC;#SafetyPMIC#SafeAssure&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;Please find further information: &lt;/SPAN&gt;&lt;A class="jive-link-external-small" href="https://community.nxp.com/external-link.jspa?url=http%3A%2F%2Fnxp.com%2Fpower" rel="nofollow" target="_blank"&gt;http://nxp.com/power&lt;/A&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Thu, 10 Jan 2019 08:53:02 GMT</pubDate>
    <dc:creator>VincentLagardelle</dc:creator>
    <dc:date>2019-01-10T08:53:02Z</dc:date>
    <item>
      <title>Three Generations of Safety Power Management ICs</title>
      <link>https://community.nxp.com/t5/Power-Management/Three-Generations-of-Safety-Power-Management-ICs/m-p/867079#M235</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;NXP's scalable safety power management portfolio&amp;nbsp;combines safety features with&amp;nbsp;device flexibility built on two pillars: safety process during the development phase and&amp;nbsp;proven ASIL D safety architectures.&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/76584i5B1FA4FFD221244D/image-size/large?v=v2&amp;amp;px=999" title="pastedImage_3.png" alt="pastedImage_3.png" /&gt;&lt;/span&gt;&lt;A class="jx-jive-macro-user" href="https://community.nxp.com/people/vl"&gt;vl&lt;/A&gt;‌;#MosaIC;#SafetyPMIC#SafeAssure&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;Please find further information: &lt;/SPAN&gt;&lt;A class="jive-link-external-small" href="https://community.nxp.com/external-link.jspa?url=http%3A%2F%2Fnxp.com%2Fpower" rel="nofollow" target="_blank"&gt;http://nxp.com/power&lt;/A&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 10 Jan 2019 08:53:02 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Power-Management/Three-Generations-of-Safety-Power-Management-ICs/m-p/867079#M235</guid>
      <dc:creator>VincentLagardelle</dc:creator>
      <dc:date>2019-01-10T08:53:02Z</dc:date>
    </item>
  </channel>
</rss>

