<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>Power ManagementのトピックRe: DDR4 support with PCA9450AAHNY</title>
    <link>https://community.nxp.com/t5/Power-Management/DDR4-support-with-PCA9450AAHNY/m-p/1508112#M2113</link>
    <description>&lt;P style="margin: 0cm;"&gt;Hi James,&lt;/P&gt;
&lt;P style="margin: 0cm;"&gt;&amp;nbsp;&lt;/P&gt;
&lt;P style="margin: 0cm;"&gt;None of the PCA9450 versions supports BUCK6 output voltage of 1.2V by default. The only possibility to adjust the voltage to 1.2V is by writing to the BUCK6OUT register through I2C.&lt;/P&gt;
&lt;P style="margin: 0cm;"&gt;&amp;nbsp;&lt;/P&gt;
&lt;P style="margin: 0cm;"&gt;Best regards,&lt;/P&gt;
&lt;P style="margin: 0cm;"&gt;Tomas&lt;/P&gt;</description>
    <pubDate>Thu, 18 Aug 2022 08:34:42 GMT</pubDate>
    <dc:creator>TomasVaverka</dc:creator>
    <dc:date>2022-08-18T08:34:42Z</dc:date>
    <item>
      <title>DDR4 support with PCA9450AAHNY</title>
      <link>https://community.nxp.com/t5/Power-Management/DDR4-support-with-PCA9450AAHNY/m-p/1508017#M2112</link>
      <description>&lt;P&gt;Hi NXP Champs&lt;/P&gt;&lt;P&gt;There's a question regarding DDR4 power supply design.&lt;/P&gt;&lt;P&gt;Customer would like to use DDR4 rather than LPDDR4.&lt;/P&gt;&lt;P&gt;DDR4 requires 1.2V input. But PCA9450' BUCK6 outputs 1.1V by default.&amp;nbsp;&lt;/P&gt;&lt;P&gt;Could you please check if BUCK6 able to output 1.2V from beg of PWR ON default? i.e. using eFuse OTP.&lt;/P&gt;&lt;P&gt;Also let us know how to support DDR4 with PCA9450 as DATASHEET mentioned.&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Thanks,&lt;/P&gt;&lt;P&gt;Regards,&amp;nbsp;&lt;/P&gt;&lt;P&gt;James&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Thu, 18 Aug 2022 06:49:19 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Power-Management/DDR4-support-with-PCA9450AAHNY/m-p/1508017#M2112</guid>
      <dc:creator>JK-IMX</dc:creator>
      <dc:date>2022-08-18T06:49:19Z</dc:date>
    </item>
    <item>
      <title>Re: DDR4 support with PCA9450AAHNY</title>
      <link>https://community.nxp.com/t5/Power-Management/DDR4-support-with-PCA9450AAHNY/m-p/1508112#M2113</link>
      <description>&lt;P style="margin: 0cm;"&gt;Hi James,&lt;/P&gt;
&lt;P style="margin: 0cm;"&gt;&amp;nbsp;&lt;/P&gt;
&lt;P style="margin: 0cm;"&gt;None of the PCA9450 versions supports BUCK6 output voltage of 1.2V by default. The only possibility to adjust the voltage to 1.2V is by writing to the BUCK6OUT register through I2C.&lt;/P&gt;
&lt;P style="margin: 0cm;"&gt;&amp;nbsp;&lt;/P&gt;
&lt;P style="margin: 0cm;"&gt;Best regards,&lt;/P&gt;
&lt;P style="margin: 0cm;"&gt;Tomas&lt;/P&gt;</description>
      <pubDate>Thu, 18 Aug 2022 08:34:42 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Power-Management/DDR4-support-with-PCA9450AAHNY/m-p/1508112#M2113</guid>
      <dc:creator>TomasVaverka</dc:creator>
      <dc:date>2022-08-18T08:34:42Z</dc:date>
    </item>
    <item>
      <title>Re: DDR4 support with PCA9450AAHNY</title>
      <link>https://community.nxp.com/t5/Power-Management/DDR4-support-with-PCA9450AAHNY/m-p/1513863#M2125</link>
      <description>&lt;P&gt;Hi Tomas&lt;/P&gt;&lt;P&gt;Thanks for your kind reply.&lt;/P&gt;&lt;P&gt;Can you please clarify if Linux boots up succesfully even the PMIC need to change BUCK6 output level to 1.2V on-the-fly ?&amp;nbsp;&amp;nbsp;&lt;/P&gt;&lt;P&gt;According to DDR4 based EVM kit design, it used ROHM PMIC, However it seems&amp;nbsp; output 1.1V for DDR.&amp;nbsp;&lt;/P&gt;&lt;P&gt;Please recommend the appropritate way to support DDR4.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Anyway customer would decide to use LPDDR4 to avoid this issue.&lt;/P&gt;&lt;P&gt;Thanks.&lt;/P&gt;</description>
      <pubDate>Tue, 30 Aug 2022 11:01:41 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Power-Management/DDR4-support-with-PCA9450AAHNY/m-p/1513863#M2125</guid>
      <dc:creator>JK-IMX</dc:creator>
      <dc:date>2022-08-30T11:01:41Z</dc:date>
    </item>
    <item>
      <title>Re: DDR4 support with PCA9450AAHNY</title>
      <link>https://community.nxp.com/t5/Power-Management/DDR4-support-with-PCA9450AAHNY/m-p/1514409#M2126</link>
      <description>&lt;P&gt;Hi James,&lt;/P&gt;&lt;P&gt;I am sorry, but I cannot answer this question, it is a bit out of my focus. I would recommend you to post it in the i.MX Forums.&lt;/P&gt;&lt;P&gt;Best regards,&lt;/P&gt;&lt;P&gt;Tomas&lt;/P&gt;</description>
      <pubDate>Wed, 31 Aug 2022 07:07:52 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Power-Management/DDR4-support-with-PCA9450AAHNY/m-p/1514409#M2126</guid>
      <dc:creator>TomasVaverka</dc:creator>
      <dc:date>2022-08-31T07:07:52Z</dc:date>
    </item>
  </channel>
</rss>

