<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: About PMIC feedback line artwork in Power Management</title>
    <link>https://community.nxp.com/t5/Power-Management/About-PMIC-feedback-line-artwork/m-p/1495999#M2091</link>
    <description>&lt;P&gt;hi, guoweisun&lt;/P&gt;&lt;P&gt;Thanks for your reply.&lt;/P&gt;&lt;P&gt;Your answer means "Don't connect diretly power plane and feedback pin using via."&lt;/P&gt;&lt;P&gt;Is it right?&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Thanks,&lt;/P&gt;</description>
    <pubDate>Wed, 27 Jul 2022 04:19:50 GMT</pubDate>
    <dc:creator>111kmw</dc:creator>
    <dc:date>2022-07-27T04:19:50Z</dc:date>
    <item>
      <title>About PMIC feedback line artwork</title>
      <link>https://community.nxp.com/t5/Power-Management/About-PMIC-feedback-line-artwork/m-p/1495854#M2087</link>
      <description>&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;I have question about PMIC feedback line. (Specially NXP PMIC, FS84 and PF7100)&lt;/P&gt;&lt;P&gt;When we design the PCB, feedback signal is routed using line generally .&lt;/P&gt;&lt;P&gt;How about plane?&lt;/P&gt;&lt;P&gt;For example, there is power plane inner layer, and we connect power plane and feedback pin using via.&lt;/P&gt;&lt;P&gt;Is it ok? or Is it not good? (Because of high current...?)&lt;/P&gt;&lt;P&gt;Please give a answer.&lt;/P&gt;&lt;P&gt;Thanks,&lt;/P&gt;</description>
      <pubDate>Tue, 26 Jul 2022 23:48:25 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Power-Management/About-PMIC-feedback-line-artwork/m-p/1495854#M2087</guid>
      <dc:creator>111kmw</dc:creator>
      <dc:date>2022-07-26T23:48:25Z</dc:date>
    </item>
    <item>
      <title>Re: About PMIC feedback line artwork</title>
      <link>https://community.nxp.com/t5/Power-Management/About-PMIC-feedback-line-artwork/m-p/1495988#M2090</link>
      <description>&lt;P&gt;Run feedback traces of the regulators in the inner layers to keep them shielded from&lt;BR /&gt;the power and noise nodes.&lt;/P&gt;</description>
      <pubDate>Wed, 27 Jul 2022 03:53:06 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Power-Management/About-PMIC-feedback-line-artwork/m-p/1495988#M2090</guid>
      <dc:creator>guoweisun</dc:creator>
      <dc:date>2022-07-27T03:53:06Z</dc:date>
    </item>
    <item>
      <title>Re: About PMIC feedback line artwork</title>
      <link>https://community.nxp.com/t5/Power-Management/About-PMIC-feedback-line-artwork/m-p/1495999#M2091</link>
      <description>&lt;P&gt;hi, guoweisun&lt;/P&gt;&lt;P&gt;Thanks for your reply.&lt;/P&gt;&lt;P&gt;Your answer means "Don't connect diretly power plane and feedback pin using via."&lt;/P&gt;&lt;P&gt;Is it right?&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Thanks,&lt;/P&gt;</description>
      <pubDate>Wed, 27 Jul 2022 04:19:50 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Power-Management/About-PMIC-feedback-line-artwork/m-p/1495999#M2091</guid>
      <dc:creator>111kmw</dc:creator>
      <dc:date>2022-07-27T04:19:50Z</dc:date>
    </item>
    <item>
      <title>Re: About PMIC feedback line artwork</title>
      <link>https://community.nxp.com/t5/Power-Management/About-PMIC-feedback-line-artwork/m-p/1496065#M2092</link>
      <description>&lt;P&gt;Correct!&lt;/P&gt;</description>
      <pubDate>Wed, 27 Jul 2022 06:10:15 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Power-Management/About-PMIC-feedback-line-artwork/m-p/1496065#M2092</guid>
      <dc:creator>guoweisun</dc:creator>
      <dc:date>2022-07-27T06:10:15Z</dc:date>
    </item>
    <item>
      <title>Re: About PMIC feedback line artwork</title>
      <link>https://community.nxp.com/t5/Power-Management/About-PMIC-feedback-line-artwork/m-p/1496111#M2093</link>
      <description>&lt;P&gt;Thanks, guoweisun!&lt;/P&gt;&lt;P&gt;Could you explain why feedback line should be shielded from the power? (not Switching node)&lt;/P&gt;&lt;P&gt;Because power plane's current can be changed?&lt;/P&gt;&lt;P&gt;Please give me answer!&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Thanks,&lt;/P&gt;</description>
      <pubDate>Wed, 27 Jul 2022 06:39:02 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Power-Management/About-PMIC-feedback-line-artwork/m-p/1496111#M2093</guid>
      <dc:creator>111kmw</dc:creator>
      <dc:date>2022-07-27T06:39:02Z</dc:date>
    </item>
    <item>
      <title>Re: About PMIC feedback line artwork</title>
      <link>https://community.nxp.com/t5/Power-Management/About-PMIC-feedback-line-artwork/m-p/1496875#M2095</link>
      <description>&lt;P&gt;The power path combine with more noise including high frequency/low frequency which will affect with&amp;nbsp; FB signal.&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Thu, 28 Jul 2022 02:38:01 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Power-Management/About-PMIC-feedback-line-artwork/m-p/1496875#M2095</guid>
      <dc:creator>guoweisun</dc:creator>
      <dc:date>2022-07-28T02:38:01Z</dc:date>
    </item>
  </channel>
</rss>

