<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic PF8100/8200 latest material in Power Management</title>
    <link>https://community.nxp.com/t5/Power-Management/PF8100-8200-latest-material/m-p/1158656#M1177</link>
    <description>&lt;P&gt;May you please reconfirm below links correspond to thelatest documentation as of 24Sep20,&lt;/P&gt;
&lt;P&gt;In case there is a any newer documentation, let me know:&lt;/P&gt;
&lt;P&gt;- Datasheet. Reconfirmation that the one currently on external web are the latest:&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; &lt;A href="https://www.nxp.com/docs/en/data-sheet/PF8100_PF8200.pdf" target="_blank"&gt;https://www.nxp.com/docs/en/data-sheet/PF8100_PF8200.pdf&lt;/A&gt;&lt;/P&gt;
&lt;P&gt;- Errata:&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; &lt;A href="https://www.nxp.com/docs/en/errata/ES_PF8100_PF8200_2.pdf" target="_blank"&gt;https://www.nxp.com/docs/en/errata/ES_PF8100_PF8200_2.pdf&lt;/A&gt;&lt;/P&gt;
&lt;P&gt;- Hardware Design Guidelines:&amp;nbsp;&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; &lt;A href="https://www.nxp.com/docs/en/application-note/AN12286.pdf" target="_blank"&gt;&lt;STRONG&gt;AN12286, Hardware design guidelines for PF81/82 PMIC family- Application note&amp;nbsp;&lt;/STRONG&gt;&lt;/A&gt;&lt;/P&gt;
&lt;P&gt;- Evaluation Board for PF8100 y PF8200 with schematics, lay out and other docs.&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; &lt;A href="https://www.nxp.com/products/power-management/pmics-and-sbcs/pmics/12-channel-power-management-integrated-circuit-pmic-for-high-performance-processing-applications:PF8100-PF8200?tab=Design_Tools_Tab" target="_blank"&gt;https://www.nxp.com/products/power-management/pmics-and-sbcs/pmics/12-channel-power-management-integrated-circuit-pmic-for-high-performance-processing-applications:PF8100-PF8200?tab=Design_Tools_Tab&lt;/A&gt;&lt;/P&gt;
&lt;P&gt;Any other material we should consider besides this?&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Thanks and Regards&lt;/P&gt;
&lt;P&gt;Enrique Montero&lt;/P&gt;</description>
    <pubDate>Thu, 24 Sep 2020 12:12:43 GMT</pubDate>
    <dc:creator>enriquemontero</dc:creator>
    <dc:date>2020-09-24T12:12:43Z</dc:date>
    <item>
      <title>PF8100/8200 latest material</title>
      <link>https://community.nxp.com/t5/Power-Management/PF8100-8200-latest-material/m-p/1158656#M1177</link>
      <description>&lt;P&gt;May you please reconfirm below links correspond to thelatest documentation as of 24Sep20,&lt;/P&gt;
&lt;P&gt;In case there is a any newer documentation, let me know:&lt;/P&gt;
&lt;P&gt;- Datasheet. Reconfirmation that the one currently on external web are the latest:&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; &lt;A href="https://www.nxp.com/docs/en/data-sheet/PF8100_PF8200.pdf" target="_blank"&gt;https://www.nxp.com/docs/en/data-sheet/PF8100_PF8200.pdf&lt;/A&gt;&lt;/P&gt;
&lt;P&gt;- Errata:&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; &lt;A href="https://www.nxp.com/docs/en/errata/ES_PF8100_PF8200_2.pdf" target="_blank"&gt;https://www.nxp.com/docs/en/errata/ES_PF8100_PF8200_2.pdf&lt;/A&gt;&lt;/P&gt;
&lt;P&gt;- Hardware Design Guidelines:&amp;nbsp;&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; &lt;A href="https://www.nxp.com/docs/en/application-note/AN12286.pdf" target="_blank"&gt;&lt;STRONG&gt;AN12286, Hardware design guidelines for PF81/82 PMIC family- Application note&amp;nbsp;&lt;/STRONG&gt;&lt;/A&gt;&lt;/P&gt;
&lt;P&gt;- Evaluation Board for PF8100 y PF8200 with schematics, lay out and other docs.&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; &lt;A href="https://www.nxp.com/products/power-management/pmics-and-sbcs/pmics/12-channel-power-management-integrated-circuit-pmic-for-high-performance-processing-applications:PF8100-PF8200?tab=Design_Tools_Tab" target="_blank"&gt;https://www.nxp.com/products/power-management/pmics-and-sbcs/pmics/12-channel-power-management-integrated-circuit-pmic-for-high-performance-processing-applications:PF8100-PF8200?tab=Design_Tools_Tab&lt;/A&gt;&lt;/P&gt;
&lt;P&gt;Any other material we should consider besides this?&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Thanks and Regards&lt;/P&gt;
&lt;P&gt;Enrique Montero&lt;/P&gt;</description>
      <pubDate>Thu, 24 Sep 2020 12:12:43 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Power-Management/PF8100-8200-latest-material/m-p/1158656#M1177</guid>
      <dc:creator>enriquemontero</dc:creator>
      <dc:date>2020-09-24T12:12:43Z</dc:date>
    </item>
    <item>
      <title>Re: PF8100/8200 latest material</title>
      <link>https://community.nxp.com/t5/Power-Management/PF8100-8200-latest-material/m-p/1158800#M1179</link>
      <description>&lt;P&gt;&lt;SPAN&gt;Hi Enrique,&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&lt;SPAN&gt;&amp;nbsp;&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&lt;SPAN&gt;Correct, latest version of the documents can be found in external nxp website in the links you sent.&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&lt;SPAN&gt;&amp;nbsp;&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&lt;SPAN&gt;-Datasheet&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&lt;SPAN&gt;Latest datasheet is revision 9.0 - 19 November 2019: &lt;A href="https://www.nxp.com/docs/en/data-sheet/PF8100_PF8200.pdf" target="_blank"&gt;https://www.nxp.com/docs/en/data-sheet/PF8100_PF8200.pdf&lt;/A&gt;&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&lt;SPAN&gt;&amp;nbsp;&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&lt;SPAN&gt;-Errata:&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&lt;SPAN&gt;Latest Errata is revision &lt;/SPAN&gt;Rev. 2 — 11 August 2020: &lt;A href="https://www.nxp.com/docs/en/errata/ES_PF8100_PF8200_2.pdf" target="_blank"&gt;https://www.nxp.com/docs/en/errata/ES_PF8100_PF8200_2.pdf&lt;/A&gt;&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;- Hardware design guidelines:&lt;/P&gt;
&lt;P&gt;AN12286 latest version is Rev. 2.0 — 14 January 2019: &lt;A href="https://www.nxp.com/docs/en/application-note/AN12286.pdf" target="_blank"&gt;https://www.nxp.com/docs/en/application-note/AN12286.pdf&lt;/A&gt;&lt;/P&gt;
&lt;P&gt;&lt;SPAN&gt;&amp;nbsp;&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&lt;SPAN&gt;-&lt;/SPAN&gt; Evaluation Board for PF8100 y PF8200 with schematics, lay out and other docs.&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; &lt;A href="https://www.nxp.com/products/power-management/pmics-and-sbcs/pmics/12-channel-power-management-integrated-circuit-pmic-for-high-performance-processing-applications:PF8100-PF8200?tab=Design_Tools_Tab" target="_blank"&gt;https://www.nxp.com/products/power-management/pmics-and-sbcs/pmics/12-channel-power-management-integ...&lt;/A&gt;&lt;/P&gt;
&lt;P&gt;&lt;SPAN&gt;&amp;nbsp;&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&lt;SPAN&gt;And you can find the &lt;/SPAN&gt;Functional Safety Manual V1.0 and the PF8200_FMEDA_customer V2.1 in DocStore.&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;There is an internal NXP community dedicated to Power Management devices, you can contact Dennis Zeng in can you want to join this internal community: &lt;A href="mailto:jianping.zeng@nxp.com" target="_blank"&gt;jianping.zeng@nxp.com&lt;/A&gt;&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Regards&lt;/P&gt;
&lt;P&gt;Jose&lt;/P&gt;</description>
      <pubDate>Thu, 24 Sep 2020 16:32:48 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Power-Management/PF8100-8200-latest-material/m-p/1158800#M1179</guid>
      <dc:creator>reyes</dc:creator>
      <dc:date>2020-09-24T16:32:48Z</dc:date>
    </item>
  </channel>
</rss>

