<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>Other Connectivity中的主题 UWB MAC Custom Session</title>
    <link>https://community.nxp.com/t5/Other-Connectivity/UWB-MAC-Custom-Session/m-p/1957509#M259</link>
    <description>&lt;P&gt;Prerequisites:&lt;BR /&gt;NCJ29D5 both ends now use AIO's SDK, and the functions and functions related to Customized Session have been enabled in the APP code, the low-power mode has been disabled, and nothing else has been modified.&lt;BR /&gt;Problematic:&lt;BR /&gt;1. Now the parameters configured by Responder RCM_RX_TIMEOUT configurable time in the NXP_UCI_CCC_Specification description can be configured from 50us-40000us, but now the configuration parameters cannot take effect from the current waveform, and the configuration is the same as 40000us and 20000us, resulting in the RX on time is too short.&lt;BR /&gt;Do other parameters need to be configured together to take effect?&lt;/P&gt;&lt;P&gt;2.The ranging can be started normally, but the ranging status code received on the initiator side is shown as follows&lt;BR /&gt;0x2: Transaction expired&lt;BR /&gt;The ranging status code received in Responder is shown below&lt;BR /&gt;0xF: Ranging Control Message lost (Not available for the controller)&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;The following is the configuration of the SET_APP_CONFIG_CMD parameters of the initiator&lt;/P&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; UCI_SPI_DATA_TX_Buffer[0] = 0x21;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;UCI_SPI_DATA_TX_Buffer[1] = 0x03;&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;UCI_SPI_DATA_TX_Buffer[2] = 0x00;&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;#if in_resp&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; GPIO_PinWrite(GPIOC,2u,1u);&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;UCI_SPI_DATA_TX_Buffer[3] = 0x31;//0x24,0x21,0x28,0x2B&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; UCI_SPI_DATA_TX_Buffer[4] = 0x03;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;UCI_SPI_DATA_TX_Buffer[5] = 0x00;&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;UCI_SPI_DATA_TX_Buffer[6] = 0x00;&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;UCI_SPI_DATA_TX_Buffer[7] = 0x00;&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;UCI_SPI_DATA_TX_Buffer[8] = 0x0C;//0x0A,0x0B,0x09,0x08&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;UCI_SPI_DATA_TX_Buffer[9] = 0x04;//CHANNEL ID&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;UCI_SPI_DATA_TX_Buffer[10] = 0x01;&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;UCI_SPI_DATA_TX_Buffer[11] = 0x09;&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; UCI_SPI_DATA_TX_Buffer[12] = 0x05;//ANCHORS&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;UCI_SPI_DATA_TX_Buffer[13] = 0x01;&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;UCI_SPI_DATA_TX_Buffer[14] = 0x01;&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; UCI_SPI_DATA_TX_Buffer[15] = 0x08;//SLOT_LENGTH&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;UCI_SPI_DATA_TX_Buffer[16] = 0x02;&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; UCI_SPI_DATA_TX_Buffer[17] = 0x60;//0x60,0x10,0xB0,0xC0&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;UCI_SPI_DATA_TX_Buffer[18] = 0x09;//0x09,0x0E,0x04,0x12&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;UCI_SPI_DATA_TX_Buffer[19] = 0x09;//RANGING_INTERVAL&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; UCI_SPI_DATA_TX_Buffer[20] = 0x04;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;UCI_SPI_DATA_TX_Buffer[21] = 0x18;//0x60,0x12,0x10,0x18,0x14&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; UCI_SPI_DATA_TX_Buffer[22] = 0x00;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;UCI_SPI_DATA_TX_Buffer[23] = 0x00;&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;UCI_SPI_DATA_TX_Buffer[24] = 0x00;&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; UCI_SPI_DATA_TX_Buffer[25] = 0x11;//0x01 Device Role Initiator,0x00 Responder&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;UCI_SPI_DATA_TX_Buffer[26] = 0x01;&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;UCI_SPI_DATA_TX_Buffer[27] = 0x01;//0x00,0x01&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; UCI_SPI_DATA_TX_Buffer[28] = 0xF2;//TX_POWER_ID&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; UCI_SPI_DATA_TX_Buffer[29] = 0x01;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;UCI_SPI_DATA_TX_Buffer[30] = 0x00;&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; UCI_SPI_DATA_TX_Buffer[31] = 0x1B;//SLOTS_PER_RR&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; UCI_SPI_DATA_TX_Buffer[32] = 0x01;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;UCI_SPI_DATA_TX_Buffer[33] = 0x06;&amp;nbsp;&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; UCI_SPI_DATA_TX_Buffer[34] = 0x02;//CUSTOM SESSION ONLY SUPPORT Static STS 0X00&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; UCI_SPI_DATA_TX_Buffer[35] = 0x01;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;UCI_SPI_DATA_TX_Buffer[36] = 0x00;&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; UCI_SPI_DATA_TX_Buffer[37] = 0xE3;//RX_START_MARGIN&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; UCI_SPI_DATA_TX_Buffer[38] = 0x01;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; UCI_SPI_DATA_TX_Buffer[39] = 0XFF;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; UCI_SPI_DATA_TX_Buffer[40] = 0xE4;//RX_TIMEOUT&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; UCI_SPI_DATA_TX_Buffer[41] = 0x02;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; UCI_SPI_DATA_TX_Buffer[42] = 0xF4;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; UCI_SPI_DATA_TX_Buffer[43] = 0x01;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; UCI_SPI_DATA_TX_Buffer[44] = 0xFB;//RADIO_CFG_IDXS&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; UCI_SPI_DATA_TX_Buffer[45] = 0x04;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; UCI_SPI_DATA_TX_Buffer[46] = 0x00;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; UCI_SPI_DATA_TX_Buffer[47] = 0x01;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; UCI_SPI_DATA_TX_Buffer[48] = 0x10;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; UCI_SPI_DATA_TX_Buffer[49] = 0x11;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; UCI_SPI_DATA_TX_Buffer[50] = 0x0C;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; UCI_SPI_DATA_TX_Buffer[51] = 0x01;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; UCI_SPI_DATA_TX_Buffer[52] = 0x03;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;Below is the configuration of the SET_APP_CONFIG_CMD related parameters of Responder:&lt;/DIV&gt;&lt;DIV&gt;&lt;DIV&gt;UCI_SPI_DATA_TX_Buffer[3] = 0x46;//0x24,0x21,0x28,0x2B&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;UCI_SPI_DATA_TX_Buffer[4] = 0x03;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;UCI_SPI_DATA_TX_Buffer[5] = 0x00;&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;UCI_SPI_DATA_TX_Buffer[6] = 0x00;&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;UCI_SPI_DATA_TX_Buffer[7] = 0x00;&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;UCI_SPI_DATA_TX_Buffer[8] = 0x11;//0x0A,0x0B,0x09,0x08&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;UCI_SPI_DATA_TX_Buffer[9] = 0x04;//CHANNEL ID&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;UCI_SPI_DATA_TX_Buffer[10] = 0x01;&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;UCI_SPI_DATA_TX_Buffer[11] = 0x09;&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;UCI_SPI_DATA_TX_Buffer[12] = 0x05;//ANCHORS&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;UCI_SPI_DATA_TX_Buffer[13] = 0x01;&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;UCI_SPI_DATA_TX_Buffer[14] = 0x01;&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;UCI_SPI_DATA_TX_Buffer[15] = 0x08;// SLOT_LENGTH&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;UCI_SPI_DATA_TX_Buffer[16] = 0x02;&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;UCI_SPI_DATA_TX_Buffer[17] = 0x60;//0x60,0x10,0xB0,0xC0&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;UCI_SPI_DATA_TX_Buffer[18] = 0x09;//0x09,0x0E,0x04,0x12&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;UCI_SPI_DATA_TX_Buffer[19] = 0x09;//RANGING_INTERVAL&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;UCI_SPI_DATA_TX_Buffer[20] = 0x04;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;UCI_SPI_DATA_TX_Buffer[21] = 0x18;//0x60,0x12,0x10,0x18,0x14&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;UCI_SPI_DATA_TX_Buffer[22] = 0x00;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;UCI_SPI_DATA_TX_Buffer[23] = 0x00;&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;UCI_SPI_DATA_TX_Buffer[24] = 0x00;&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;UCI_SPI_DATA_TX_Buffer[25] = 0x11;//0x01 Device Role Initiator,0x00 Responder&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;UCI_SPI_DATA_TX_Buffer[26] = 0x01;&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;UCI_SPI_DATA_TX_Buffer[27] = 0x00;//0x00,0x01&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;UCI_SPI_DATA_TX_Buffer[28] = 0xF2;//TX_POWER_ID&lt;/DIV&gt;&lt;DIV&gt;UCI_SPI_DATA_TX_Buffer[29] = 0x01;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;UCI_SPI_DATA_TX_Buffer[30] = 0x00;&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;UCI_SPI_DATA_TX_Buffer[31] = 0x1B;//SLOTS_PER_RR&lt;/DIV&gt;&lt;DIV&gt;UCI_SPI_DATA_TX_Buffer[32] = 0x01;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;UCI_SPI_DATA_TX_Buffer[33] = 0x06;&amp;nbsp;&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;UCI_SPI_DATA_TX_Buffer[34] = 0x02;//CUSTOM SESSION ONLY SUPPORT Static STS 0X00&lt;/DIV&gt;&lt;DIV&gt;UCI_SPI_DATA_TX_Buffer[35] = 0x01;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;UCI_SPI_DATA_TX_Buffer[36] = 0x00;&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;UCI_SPI_DATA_TX_Buffer[37] = 0x1E;//RESPONDER_SLOT_INDEX&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;UCI_SPI_DATA_TX_Buffer[38] = 0x01;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;UCI_SPI_DATA_TX_Buffer[39] = 0x00;&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; UCI_SPI_DATA_TX_Buffer[40] = 0xEA;// RCM_RX_MARGIN_TIME&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; UCI_SPI_DATA_TX_Buffer[41] = 0x03;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; UCI_SPI_DATA_TX_Buffer[42] = 0x01;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; UCI_SPI_DATA_TX_Buffer[43] = 0xE8;//0x40,0xE8,0x20&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; UCI_SPI_DATA_TX_Buffer[44] = 0x03;//0x9C,0x03,0x4E&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; UCI_SPI_DATA_TX_Buffer[45] = 0xEB;//RCM_RX_TIMEOUT&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; UCI_SPI_DATA_TX_Buffer[46] = 0x03;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; UCI_SPI_DATA_TX_Buffer[47] = 0x01;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; UCI_SPI_DATA_TX_Buffer[48] = 0x40;//0x20&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; UCI_SPI_DATA_TX_Buffer[49] = 0x9C;//0x4E&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; UCI_SPI_DATA_TX_Buffer[50] = 0xE5;//ADAPTED_RANGING_INDEX (*)&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; UCI_SPI_DATA_TX_Buffer[51] = 0x02;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; UCI_SPI_DATA_TX_Buffer[52] = 0xFF;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; UCI_SPI_DATA_TX_Buffer[53] = 0xFF;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; UCI_SPI_DATA_TX_Buffer[54] = 0xFB;//RADIO_CFG_IDXS&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; UCI_SPI_DATA_TX_Buffer[55] = 0x04;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; UCI_SPI_DATA_TX_Buffer[56] = 0x00;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; UCI_SPI_DATA_TX_Buffer[57] = 0x01;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; UCI_SPI_DATA_TX_Buffer[58] = 0x10;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; UCI_SPI_DATA_TX_Buffer[59] = 0x11;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; UCI_SPI_DATA_TX_Buffer[60] = 0xE3;//RX_START_MARGIN&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; UCI_SPI_DATA_TX_Buffer[61] = 0x01;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; UCI_SPI_DATA_TX_Buffer[62] = 0XFF;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; UCI_SPI_DATA_TX_Buffer[63] = 0xE4;//RX_TIMEOUT&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; UCI_SPI_DATA_TX_Buffer[64] = 0x02;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; UCI_SPI_DATA_TX_Buffer[65] = 0xF4;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; UCI_SPI_DATA_TX_Buffer[66] = 0x01;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; UCI_SPI_DATA_TX_Buffer[67] = 0xF1;//RR_RETRY_THR&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; UCI_SPI_DATA_TX_Buffer[68] = 0x02;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; UCI_SPI_DATA_TX_Buffer[69] = 0x00;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; UCI_SPI_DATA_TX_Buffer[70] = 0x64;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; UCI_SPI_DATA_TX_Buffer[71] = 0x0C;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; UCI_SPI_DATA_TX_Buffer[72] = 0x01;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; UCI_SPI_DATA_TX_Buffer[73] = 0x03;&lt;/DIV&gt;&lt;/DIV&gt;</description>
    <pubDate>Thu, 19 Sep 2024 09:06:56 GMT</pubDate>
    <dc:creator>tomzzzz</dc:creator>
    <dc:date>2024-09-19T09:06:56Z</dc:date>
    <item>
      <title>UWB MAC Custom Session</title>
      <link>https://community.nxp.com/t5/Other-Connectivity/UWB-MAC-Custom-Session/m-p/1957509#M259</link>
      <description>&lt;P&gt;Prerequisites:&lt;BR /&gt;NCJ29D5 both ends now use AIO's SDK, and the functions and functions related to Customized Session have been enabled in the APP code, the low-power mode has been disabled, and nothing else has been modified.&lt;BR /&gt;Problematic:&lt;BR /&gt;1. Now the parameters configured by Responder RCM_RX_TIMEOUT configurable time in the NXP_UCI_CCC_Specification description can be configured from 50us-40000us, but now the configuration parameters cannot take effect from the current waveform, and the configuration is the same as 40000us and 20000us, resulting in the RX on time is too short.&lt;BR /&gt;Do other parameters need to be configured together to take effect?&lt;/P&gt;&lt;P&gt;2.The ranging can be started normally, but the ranging status code received on the initiator side is shown as follows&lt;BR /&gt;0x2: Transaction expired&lt;BR /&gt;The ranging status code received in Responder is shown below&lt;BR /&gt;0xF: Ranging Control Message lost (Not available for the controller)&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;The following is the configuration of the SET_APP_CONFIG_CMD parameters of the initiator&lt;/P&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; UCI_SPI_DATA_TX_Buffer[0] = 0x21;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;UCI_SPI_DATA_TX_Buffer[1] = 0x03;&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;UCI_SPI_DATA_TX_Buffer[2] = 0x00;&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;#if in_resp&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; GPIO_PinWrite(GPIOC,2u,1u);&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;UCI_SPI_DATA_TX_Buffer[3] = 0x31;//0x24,0x21,0x28,0x2B&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; UCI_SPI_DATA_TX_Buffer[4] = 0x03;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;UCI_SPI_DATA_TX_Buffer[5] = 0x00;&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;UCI_SPI_DATA_TX_Buffer[6] = 0x00;&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;UCI_SPI_DATA_TX_Buffer[7] = 0x00;&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;UCI_SPI_DATA_TX_Buffer[8] = 0x0C;//0x0A,0x0B,0x09,0x08&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;UCI_SPI_DATA_TX_Buffer[9] = 0x04;//CHANNEL ID&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;UCI_SPI_DATA_TX_Buffer[10] = 0x01;&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;UCI_SPI_DATA_TX_Buffer[11] = 0x09;&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; UCI_SPI_DATA_TX_Buffer[12] = 0x05;//ANCHORS&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;UCI_SPI_DATA_TX_Buffer[13] = 0x01;&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;UCI_SPI_DATA_TX_Buffer[14] = 0x01;&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; UCI_SPI_DATA_TX_Buffer[15] = 0x08;//SLOT_LENGTH&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;UCI_SPI_DATA_TX_Buffer[16] = 0x02;&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; UCI_SPI_DATA_TX_Buffer[17] = 0x60;//0x60,0x10,0xB0,0xC0&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;UCI_SPI_DATA_TX_Buffer[18] = 0x09;//0x09,0x0E,0x04,0x12&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;UCI_SPI_DATA_TX_Buffer[19] = 0x09;//RANGING_INTERVAL&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; UCI_SPI_DATA_TX_Buffer[20] = 0x04;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;UCI_SPI_DATA_TX_Buffer[21] = 0x18;//0x60,0x12,0x10,0x18,0x14&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; UCI_SPI_DATA_TX_Buffer[22] = 0x00;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;UCI_SPI_DATA_TX_Buffer[23] = 0x00;&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;UCI_SPI_DATA_TX_Buffer[24] = 0x00;&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; UCI_SPI_DATA_TX_Buffer[25] = 0x11;//0x01 Device Role Initiator,0x00 Responder&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;UCI_SPI_DATA_TX_Buffer[26] = 0x01;&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;UCI_SPI_DATA_TX_Buffer[27] = 0x01;//0x00,0x01&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; UCI_SPI_DATA_TX_Buffer[28] = 0xF2;//TX_POWER_ID&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; UCI_SPI_DATA_TX_Buffer[29] = 0x01;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;UCI_SPI_DATA_TX_Buffer[30] = 0x00;&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; UCI_SPI_DATA_TX_Buffer[31] = 0x1B;//SLOTS_PER_RR&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; UCI_SPI_DATA_TX_Buffer[32] = 0x01;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;UCI_SPI_DATA_TX_Buffer[33] = 0x06;&amp;nbsp;&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; UCI_SPI_DATA_TX_Buffer[34] = 0x02;//CUSTOM SESSION ONLY SUPPORT Static STS 0X00&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; UCI_SPI_DATA_TX_Buffer[35] = 0x01;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;UCI_SPI_DATA_TX_Buffer[36] = 0x00;&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; UCI_SPI_DATA_TX_Buffer[37] = 0xE3;//RX_START_MARGIN&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; UCI_SPI_DATA_TX_Buffer[38] = 0x01;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; UCI_SPI_DATA_TX_Buffer[39] = 0XFF;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; UCI_SPI_DATA_TX_Buffer[40] = 0xE4;//RX_TIMEOUT&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; UCI_SPI_DATA_TX_Buffer[41] = 0x02;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; UCI_SPI_DATA_TX_Buffer[42] = 0xF4;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; UCI_SPI_DATA_TX_Buffer[43] = 0x01;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; UCI_SPI_DATA_TX_Buffer[44] = 0xFB;//RADIO_CFG_IDXS&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; UCI_SPI_DATA_TX_Buffer[45] = 0x04;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; UCI_SPI_DATA_TX_Buffer[46] = 0x00;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; UCI_SPI_DATA_TX_Buffer[47] = 0x01;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; UCI_SPI_DATA_TX_Buffer[48] = 0x10;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; UCI_SPI_DATA_TX_Buffer[49] = 0x11;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; UCI_SPI_DATA_TX_Buffer[50] = 0x0C;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; UCI_SPI_DATA_TX_Buffer[51] = 0x01;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; UCI_SPI_DATA_TX_Buffer[52] = 0x03;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;Below is the configuration of the SET_APP_CONFIG_CMD related parameters of Responder:&lt;/DIV&gt;&lt;DIV&gt;&lt;DIV&gt;UCI_SPI_DATA_TX_Buffer[3] = 0x46;//0x24,0x21,0x28,0x2B&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;UCI_SPI_DATA_TX_Buffer[4] = 0x03;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;UCI_SPI_DATA_TX_Buffer[5] = 0x00;&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;UCI_SPI_DATA_TX_Buffer[6] = 0x00;&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;UCI_SPI_DATA_TX_Buffer[7] = 0x00;&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;UCI_SPI_DATA_TX_Buffer[8] = 0x11;//0x0A,0x0B,0x09,0x08&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;UCI_SPI_DATA_TX_Buffer[9] = 0x04;//CHANNEL ID&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;UCI_SPI_DATA_TX_Buffer[10] = 0x01;&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;UCI_SPI_DATA_TX_Buffer[11] = 0x09;&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;UCI_SPI_DATA_TX_Buffer[12] = 0x05;//ANCHORS&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;UCI_SPI_DATA_TX_Buffer[13] = 0x01;&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;UCI_SPI_DATA_TX_Buffer[14] = 0x01;&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;UCI_SPI_DATA_TX_Buffer[15] = 0x08;// SLOT_LENGTH&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;UCI_SPI_DATA_TX_Buffer[16] = 0x02;&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;UCI_SPI_DATA_TX_Buffer[17] = 0x60;//0x60,0x10,0xB0,0xC0&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;UCI_SPI_DATA_TX_Buffer[18] = 0x09;//0x09,0x0E,0x04,0x12&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;UCI_SPI_DATA_TX_Buffer[19] = 0x09;//RANGING_INTERVAL&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;UCI_SPI_DATA_TX_Buffer[20] = 0x04;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;UCI_SPI_DATA_TX_Buffer[21] = 0x18;//0x60,0x12,0x10,0x18,0x14&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;UCI_SPI_DATA_TX_Buffer[22] = 0x00;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;UCI_SPI_DATA_TX_Buffer[23] = 0x00;&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;UCI_SPI_DATA_TX_Buffer[24] = 0x00;&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;UCI_SPI_DATA_TX_Buffer[25] = 0x11;//0x01 Device Role Initiator,0x00 Responder&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;UCI_SPI_DATA_TX_Buffer[26] = 0x01;&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;UCI_SPI_DATA_TX_Buffer[27] = 0x00;//0x00,0x01&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;UCI_SPI_DATA_TX_Buffer[28] = 0xF2;//TX_POWER_ID&lt;/DIV&gt;&lt;DIV&gt;UCI_SPI_DATA_TX_Buffer[29] = 0x01;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;UCI_SPI_DATA_TX_Buffer[30] = 0x00;&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;UCI_SPI_DATA_TX_Buffer[31] = 0x1B;//SLOTS_PER_RR&lt;/DIV&gt;&lt;DIV&gt;UCI_SPI_DATA_TX_Buffer[32] = 0x01;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;UCI_SPI_DATA_TX_Buffer[33] = 0x06;&amp;nbsp;&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;UCI_SPI_DATA_TX_Buffer[34] = 0x02;//CUSTOM SESSION ONLY SUPPORT Static STS 0X00&lt;/DIV&gt;&lt;DIV&gt;UCI_SPI_DATA_TX_Buffer[35] = 0x01;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;UCI_SPI_DATA_TX_Buffer[36] = 0x00;&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;UCI_SPI_DATA_TX_Buffer[37] = 0x1E;//RESPONDER_SLOT_INDEX&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;UCI_SPI_DATA_TX_Buffer[38] = 0x01;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;UCI_SPI_DATA_TX_Buffer[39] = 0x00;&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; UCI_SPI_DATA_TX_Buffer[40] = 0xEA;// RCM_RX_MARGIN_TIME&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; UCI_SPI_DATA_TX_Buffer[41] = 0x03;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; UCI_SPI_DATA_TX_Buffer[42] = 0x01;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; UCI_SPI_DATA_TX_Buffer[43] = 0xE8;//0x40,0xE8,0x20&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; UCI_SPI_DATA_TX_Buffer[44] = 0x03;//0x9C,0x03,0x4E&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; UCI_SPI_DATA_TX_Buffer[45] = 0xEB;//RCM_RX_TIMEOUT&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; UCI_SPI_DATA_TX_Buffer[46] = 0x03;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; UCI_SPI_DATA_TX_Buffer[47] = 0x01;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; UCI_SPI_DATA_TX_Buffer[48] = 0x40;//0x20&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; UCI_SPI_DATA_TX_Buffer[49] = 0x9C;//0x4E&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; UCI_SPI_DATA_TX_Buffer[50] = 0xE5;//ADAPTED_RANGING_INDEX (*)&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; UCI_SPI_DATA_TX_Buffer[51] = 0x02;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; UCI_SPI_DATA_TX_Buffer[52] = 0xFF;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; UCI_SPI_DATA_TX_Buffer[53] = 0xFF;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; UCI_SPI_DATA_TX_Buffer[54] = 0xFB;//RADIO_CFG_IDXS&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; UCI_SPI_DATA_TX_Buffer[55] = 0x04;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; UCI_SPI_DATA_TX_Buffer[56] = 0x00;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; UCI_SPI_DATA_TX_Buffer[57] = 0x01;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; UCI_SPI_DATA_TX_Buffer[58] = 0x10;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; UCI_SPI_DATA_TX_Buffer[59] = 0x11;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; UCI_SPI_DATA_TX_Buffer[60] = 0xE3;//RX_START_MARGIN&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; UCI_SPI_DATA_TX_Buffer[61] = 0x01;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; UCI_SPI_DATA_TX_Buffer[62] = 0XFF;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; UCI_SPI_DATA_TX_Buffer[63] = 0xE4;//RX_TIMEOUT&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; UCI_SPI_DATA_TX_Buffer[64] = 0x02;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; UCI_SPI_DATA_TX_Buffer[65] = 0xF4;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; UCI_SPI_DATA_TX_Buffer[66] = 0x01;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; UCI_SPI_DATA_TX_Buffer[67] = 0xF1;//RR_RETRY_THR&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; UCI_SPI_DATA_TX_Buffer[68] = 0x02;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; UCI_SPI_DATA_TX_Buffer[69] = 0x00;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; UCI_SPI_DATA_TX_Buffer[70] = 0x64;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; UCI_SPI_DATA_TX_Buffer[71] = 0x0C;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; UCI_SPI_DATA_TX_Buffer[72] = 0x01;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; UCI_SPI_DATA_TX_Buffer[73] = 0x03;&lt;/DIV&gt;&lt;/DIV&gt;</description>
      <pubDate>Thu, 19 Sep 2024 09:06:56 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Other-Connectivity/UWB-MAC-Custom-Session/m-p/1957509#M259</guid>
      <dc:creator>tomzzzz</dc:creator>
      <dc:date>2024-09-19T09:06:56Z</dc:date>
    </item>
    <item>
      <title>Re: UWB MAC Custom Session</title>
      <link>https://community.nxp.com/t5/Other-Connectivity/UWB-MAC-Custom-Session/m-p/1957921#M260</link>
      <description>&lt;P&gt;Hello,&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Sorry for the inconvenience this might cause you but as the information of these products it's under NDA (Non-Disclosure Agreement) the information it's not public, this is not a secure channel to share any information of this device and I do not have the data as well for the same reason.&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;For more information about the chips and buying process, could you please contact one of our distributors available in the&amp;nbsp;&lt;A href="https://www.nxp.com/support/sample-buy/distributor-network:DISTRIBUTORS" target="_blank"&gt;Distributor Network|NXP&lt;/A&gt;? They can not only help you with the NDA process, but also help you check if you can get documentation and the information they can offer you.&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Regards,&lt;/P&gt;
&lt;P&gt;Ricardo&lt;/P&gt;</description>
      <pubDate>Thu, 19 Sep 2024 17:57:33 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Other-Connectivity/UWB-MAC-Custom-Session/m-p/1957921#M260</guid>
      <dc:creator>Ricardo_Zamora</dc:creator>
      <dc:date>2024-09-19T17:57:33Z</dc:date>
    </item>
  </channel>
</rss>

