<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic PHY Interface for K60 in MQX Software Solutions</title>
    <link>https://community.nxp.com/t5/MQX-Software-Solutions/PHY-Interface-for-K60/m-p/210065#M5146</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;&lt;BR /&gt;Hi,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I'm designing hardware that interfaces a K60P100M100 MCU with an Ethernet physical interface.&amp;nbsp; I am looking for a reference design that includes the connection details of the PHY chip (such as a KSZ8041NL) to the K60, including the optimal configuration for clocks etc....&amp;nbsp; Probably an RMII rather than MII interface.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;The TWR-SER board has lots of superfluous links and configuration options which I'm finding confusing as a reference design.&amp;nbsp; For example I don't believe I would need the NB2304 clock distribution chip if both the MCU and PHY are running from a single 50MHz clock.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Some references have also indicated that the RMII mode is preferred as there is overlap on some devices with the JTAG interface.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Can anyone point me to a schematic for this already done on the same PCB?&amp;nbsp; Help appreciated.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;David&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Mon, 17 Dec 2012 10:17:48 GMT</pubDate>
    <dc:creator>davidboyd</dc:creator>
    <dc:date>2012-12-17T10:17:48Z</dc:date>
    <item>
      <title>PHY Interface for K60</title>
      <link>https://community.nxp.com/t5/MQX-Software-Solutions/PHY-Interface-for-K60/m-p/210065#M5146</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;&lt;BR /&gt;Hi,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I'm designing hardware that interfaces a K60P100M100 MCU with an Ethernet physical interface.&amp;nbsp; I am looking for a reference design that includes the connection details of the PHY chip (such as a KSZ8041NL) to the K60, including the optimal configuration for clocks etc....&amp;nbsp; Probably an RMII rather than MII interface.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;The TWR-SER board has lots of superfluous links and configuration options which I'm finding confusing as a reference design.&amp;nbsp; For example I don't believe I would need the NB2304 clock distribution chip if both the MCU and PHY are running from a single 50MHz clock.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Some references have also indicated that the RMII mode is preferred as there is overlap on some devices with the JTAG interface.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Can anyone point me to a schematic for this already done on the same PCB?&amp;nbsp; Help appreciated.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;David&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 17 Dec 2012 10:17:48 GMT</pubDate>
      <guid>https://community.nxp.com/t5/MQX-Software-Solutions/PHY-Interface-for-K60/m-p/210065#M5146</guid>
      <dc:creator>davidboyd</dc:creator>
      <dc:date>2012-12-17T10:17:48Z</dc:date>
    </item>
    <item>
      <title>Re: PHY Interface for K60</title>
      <link>https://community.nxp.com/t5/MQX-Software-Solutions/PHY-Interface-for-K60/m-p/210066#M5147</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; Do check that if you are going to use USB, you will need the K60 to be running at 96MHz as the USB requires a clock of 48 MHz.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;In the above setup the MII interface would require a separate clock. Not sure about RMII clock requirement, so do check on this.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Mohsin&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 17 Dec 2012 11:37:07 GMT</pubDate>
      <guid>https://community.nxp.com/t5/MQX-Software-Solutions/PHY-Interface-for-K60/m-p/210066#M5147</guid>
      <dc:creator>Mohsin455</dc:creator>
      <dc:date>2012-12-17T11:37:07Z</dc:date>
    </item>
    <item>
      <title>Re: PHY Interface for K60</title>
      <link>https://community.nxp.com/t5/MQX-Software-Solutions/PHY-Interface-for-K60/m-p/210067#M5148</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;David,&lt;/P&gt;&lt;P&gt;There is only one pin multiplexed between JTAG and RMII_RXER. Pin 39 JTAG_TRST , RMII_RXER. RMII_RXER is optional pin for RMII interface and JTAG_TRST is optional for JTAG. I think you can use whatever funtion you like. There is an errata for some slicon version for RXER too. &lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I suggest you to check TWR-K60N512 kit reference. I have started a new design similar to one you have. I use K60N512.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Mehmet&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 18 Dec 2012 16:23:01 GMT</pubDate>
      <guid>https://community.nxp.com/t5/MQX-Software-Solutions/PHY-Interface-for-K60/m-p/210067#M5148</guid>
      <dc:creator>mehmetekici</dc:creator>
      <dc:date>2012-12-18T16:23:01Z</dc:date>
    </item>
  </channel>
</rss>

