<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic TWR-K65F180 SDRAM Clock in MQX Software Solutions</title>
    <link>https://community.nxp.com/t5/MQX-Software-Solutions/TWR-K65F180-SDRAM-Clock/m-p/609695#M16794</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I was wondering if there was a reason the SIM_CLKDIV1/OUTDIV3 is set for 24MHz and not 60MHz.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;-Mike&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Fri, 28 Oct 2016 13:48:47 GMT</pubDate>
    <dc:creator>Mike_d</dc:creator>
    <dc:date>2016-10-28T13:48:47Z</dc:date>
    <item>
      <title>TWR-K65F180 SDRAM Clock</title>
      <link>https://community.nxp.com/t5/MQX-Software-Solutions/TWR-K65F180-SDRAM-Clock/m-p/609695#M16794</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I was wondering if there was a reason the SIM_CLKDIV1/OUTDIV3 is set for 24MHz and not 60MHz.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;-Mike&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 28 Oct 2016 13:48:47 GMT</pubDate>
      <guid>https://community.nxp.com/t5/MQX-Software-Solutions/TWR-K65F180-SDRAM-Clock/m-p/609695#M16794</guid>
      <dc:creator>Mike_d</dc:creator>
      <dc:date>2016-10-28T13:48:47Z</dc:date>
    </item>
    <item>
      <title>Re: TWR-K65F180 SDRAM Clock</title>
      <link>https://community.nxp.com/t5/MQX-Software-Solutions/TWR-K65F180-SDRAM-Clock/m-p/609696#M16795</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Mike:&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;The SDRAM uses CLKOUT as SDRAM clock, when MCU power up, the MCG is not initialized, the core/system and bus clock use default clock. For K65, the default bus clock is about 24M, but you can configure it as 60Mhz&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Regards&lt;/P&gt;&lt;P&gt;Daniel&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 31 Oct 2016 02:47:33 GMT</pubDate>
      <guid>https://community.nxp.com/t5/MQX-Software-Solutions/TWR-K65F180-SDRAM-Clock/m-p/609696#M16795</guid>
      <dc:creator>danielchen</dc:creator>
      <dc:date>2016-10-31T02:47:33Z</dc:date>
    </item>
  </channel>
</rss>

